Software Engineering List Page 1555

Software Engineering list

Sort by ：

« 1 2 ... .50 .51 .52 .53 .54 1555.56 .57 .58 .59 .60 ... 8587 »

androidMenu Downloaded：0: android read res android read resandroid read res
Date : 2025-09-16 Size : 418kb User : 王小类
TEST Downloaded：0: Timer 0 in the way to achieve a pulse count and invited 0
Date : 2025-09-16 Size : 1kb User : 唐兰兰
Asynchronous-motor-simulation Downloaded：0: this paper introduced the current condition and future trend of AC speed-adjustmentSystem and its main control strategies, on the base of the asynchronous motor used in industrial frequency converter , the mathematical m
Date : 2025-09-16 Size : 1.63mb User : zph
pointer Downloaded：0: Document introduces three kinds of the usage of the two-dimensional array pointer, let readers have a better understanding of how two dimensional array pointer.
Date : 2025-09-16 Size : 2kb User : 张潇
CImage Downloaded：0: Introduced in the document for CImage usage of some basic introduction, let us to the CImage class have further understanding.
Date : 2025-09-16 Size : 17kb User : 张潇
Solutions Downloaded：0: This an source code
Date : 2025-09-16 Size : 956kb User : son
INVENSE--9-AXIS-GYRO Downloaded：0: invensese mp6050 GRAYO
Date : 2025-09-16 Size : 4.62mb User : xiexianguo
verilog-code-for-8bit-multiplier-using-vedic-algo Downloaded：0: The vedic multiplier is used perform 16 bit multiplication using urdhva tiryakbhyam sutra. this produces the results with high speed and utilizes low power which is most efficient for the real time processors.
Date : 2025-09-16 Size : 11kb User : naz
vedic-multiplier-for-16-bit-input-data Downloaded：0: vedic multiplication is used to implement on FPGA. here the vdic multipler uses urdhwa tiryakhbyam sutra to multiply 16 bit numbers, which is applicable for all data type numbers. This uses vertical and cross wise multip
Date : 2025-09-16 Size : 7kb User : naz
mixed-language--desvription-of-a-4x4-comparator.z Downloaded：0: mixed language (i.e VHDL and verilog ) is used to compute 4x4 comparator.. vhdl full adder is imported to verilog main module.
Date : 2025-09-16 Size : 1kb User : naz
STM32_Quickstart-notes Downloaded：0: STM32 processor Quickstart notes: Detailed finishing process STM32 learning some very critical issues, such as the selection of specific product model, hardware and software design is easy to ignore the problem, etc., wh
Date : 2025-09-16 Size : 731kb User : 徐达
GISdesenger Downloaded：0: Design and development of very helpful for beginners
Date : 2025-09-16 Size : 5.98mb User : 陈铁壮

« 1 2 ... .50 .51 .52 .53 .54 1555.56 .57 .58 .59 .60 ... 8587 »

Search in result