-
Category : VHDL-FPGA-Verilog
Tags :
- Update : 2012-11-26
- Size : 12kb
- Downloaded :0次
- Author :R*****
- About :
Nobody
- PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
From state chart can be seen by ASM, state = 0, the initialization parameters, if the starting signal effectively is loaded with the divisor, then enter dividend state = 1 state, the first judge whether high dividend register more than nine by 0.14585278, if have spilling signal, and return to the state Otherwise dividend registers, and enter the move to the left, a state = 2 state, also be judged on whether the high dividend register more than nine by 0.14585278, if is number nine, and subtract except high dividend last position is 1, and return to the state Otherwise dividend registers, and enter the move to the left, a state = 3 state, also be judged on whether the high dividend register more than six by 0.14585278, if is number nine, and subtract except high dividend last position is 1, and return to the state Otherwise dividend registers, and enter the move to the left, a state = 4 state, at this time the judge dividend registers high 9 are outweighed by 0.14585278, if is numbe
Packet file list
(Preview for download)
18 divide 8 divider.docx
Related instructions
- We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
- The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
- Please use Winrar for decompression tools
- If download fail, Try it againg or Feedback to us.
- If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
- Before downloading, you can inquire through the uploaded person information