Introduction - If you have any usage issues, please Google them yourself
V.35 interface and E1 interface to convert between the basic principles of E1 channel introduces the basic process of communication sub-time slot, described by VHDL and FPGA-based QuartusII to simulate the system design and implementation process.