Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 3.17mb
  • Downloaded :0次
  • Author :成***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Program implementation function is displayed on the VGA display colored stripes, a total of 8 colors, you can use the embedded logic analyzer observation signal
Packet file list
(Preview for download)
S6_VGA
......\Doc
......\...\程序说明.txt
......\Proj
......\....\cmp_state.ini
......\....\ColorBar.asm.rpt
......\....\ColorBar.cdf
......\....\ColorBar.done
......\....\ColorBar.eda.rpt
......\....\ColorBar.fit.eqn
......\....\ColorBar.fit.rpt
......\....\ColorBar.fit.smsg
......\....\ColorBar.fit.summary
......\....\ColorBar.flow.rpt
......\....\ColorBar.jdi
......\....\ColorBar.map.eqn
......\....\ColorBar.map.rpt
......\....\ColorBar.map.summary
......\....\ColorBar.pin
......\....\ColorBar.pof
......\....\ColorBar.qpf
......\....\ColorBar.qsf
......\....\ColorBar.qws
......\....\ColorBar.sim.rpt
......\....\ColorBar.sof
......\....\ColorBar.tan.rpt
......\....\ColorBar.tan.summary
......\....\ColorBar.vwf
......\....\ColorBar_assignment_defaults.qdf
......\....\db
......\....\..\add_sub_4rh.tdf
......\....\..\add_sub_5rh.tdf
......\....\..\add_sub_ish.tdf
......\....\..\altsyncram_1f92.tdf
......\....\..\altsyncram_5f92.tdf
......\....\..\altsyncram_uso3.tdf
......\....\..\altsyncram_ve92.tdf
......\....\..\cntr_2ti.tdf
......\....\..\cntr_72i.tdf
......\....\..\cntr_7u9.tdf
......\....\..\cntr_cmi.tdf
......\....\..\cntr_dn7.tdf
......\....\..\cntr_e29.tdf
......\....\..\cntr_f29.tdf
......\....\..\cntr_h29.tdf
......\....\..\cntr_ln7.tdf
......\....\..\cntr_mo8.tdf
......\....\..\cntr_no8.tdf
......\....\..\cntr_nt9.tdf
......\....\..\cntr_po8.tdf
......\....\..\cntr_rt7.tdf
......\....\..\cntr_s3i.tdf
......\....\..\cntr_tn7.tdf
......\....\..\cntr_vt9.tdf
......\....\..\ColorBar.db_info
......\....\..\ColorBar_cmp.qrpt
......\....\..\decode_9ie.tdf
......\....\..\decode_9jf.tdf
......\....\..\decode_fga.tdf
......\....\..\decode_ogi.tdf
......\....\..\mux_8ec.tdf
......\....\..\mux_qfc.tdf
......\....\..\mux_rgc.tdf
......\....\..\mux_tab.tdf
......\....\..\prev_cmp_ColorBar.asm.qmsg
......\....\..\prev_cmp_ColorBar.eda.qmsg
......\....\..\prev_cmp_ColorBar.fit.qmsg
......\....\..\prev_cmp_ColorBar.map.qmsg
......\....\..\prev_cmp_ColorBar.qmsg
......\....\..\prev_cmp_ColorBar.tan.qmsg
......\....\simulation
......\....\..........\modelsim
......\....\..........\........\ColorBar.vo
......\....\..........\........\ColorBar_modelsim.xrf
......\....\..........\........\ColorBar_v.sdo
......\....\..........\........\cyclone_atoms.v
......\....\..........\........\vga_test.cr.mti
......\....\..........\........\vga_test.mpf
......\....\..........\........\vga_test.v
......\....\..........\........\vga_vl.v
......\....\..........\........\vsim.wlf
......\....\..........\........\wave.do
......\....\..........\........\work
......\....\..........\........\....\@c@y@c@l@o@n@e_@p@r@i@m_@d@f@f@e
......\....\..........\........\....\................................\verilog.asm
......\....\..........\........\....\................................\_primary.dat
......\....\..........\........\....\................................\_primary.vhd
......\....\..........\........\....\@color@bar
......\....\..........\........\....\..........\verilog.asm
......\....\..........\........\....\..........\_primary.dat
......\....\..........\........\....\..........\_primary.vhd
......\....\..........\........\....\cyclone_and1
......\....\..........\........\....\cyclone_and16
......\....\..........\........\....\.............\verilog.asm
......\....\..........\........\....\.............\_primary.dat
......\....\..........\........\....\.............\_primary.vhd
......\....\..........\........\....\............\verilog.asm
......\....\..........\........\....\............\_primary.dat
......\....\..........\........\....\............\_primary.vhd
......\....\..........\........\....\cyclone_asmiblock
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.