Introduction - If you have any usage issues, please Google them yourself
sdram VerilogHDL under the quartus description is accurate SystemVerilog, has been commissioning successful, but not using burst transmission, the simulation file containing modulesim.