Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

verilog_sdram_controller_testbench

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 302kb
  • Downloaded :0次
  • Author :严***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM models. The design is verified with backannotated simulation at 125MHz
Packet file list
(Preview for download)
verilog\func_sim\func_sim.cfg
.......\........\func_sim.log
.......\........\func_sim.vpd
.......\........\glbl.v
.......\........\run.bat
.......\........\run_sim
.......\........\s.alias
.......\........\sim.bat
.......\........\sim.do
.......\........\src.f
.......\........\states.alias
.......\........\string_decode_fn.v
.......\........\tb_sdrm.v
.......\micron\bank0.txt
.......\......\bank1.txt
.......\......\mt48lc1m16a1-8a.v
.......\......\mt48lc1m16a1.v
.......\......\test.v
.......\par\run_par
.......\...\sdrm.edf
.......\...\sdrm.ucf
.......\...\sdrm_par.sdf
.......\...\sdrm_par.v
.......\.ost_route\post_route.cfg
.......\..........\post_route.log
.......\..........\post_route.vpd
.......\..........\run_sim
.......\..........\sdrm_par.sdf
.......\..........\sdrm_par.v
.......\..........\string_decode_post_route.v
.......\..........\tb_post_route.v
.......\README
.......\sim.bat
.......\.rc\brst_cntr.v
.......\...\cslt_cntr.v
.......\...\define.v
.......\...\glbl.v
.......\...\ki_cntr.v
.......\...\rcd_cntr.v
.......\...\ref_cntr.v
.......\...\sdrm.v
.......\...\sdrmc_state.v
.......\...\sdrm_t.v
.......\...\sys_int.v
.......\...\xilinx\BUFG.v
.......\...\......\CLKDLL.v
.......\...\......\glbl.v
.......\...\......\IBUF.v
.......\...\......\IBUFG.v
.......\...\......\IOBUF_F_12.v
.......\...\......\OBUF_F_12.v
.......\...\......\OBUF_F_16.v
.......\...\......\SRL16.v
.......\src.f
.......\.ynth\run_synth
.......\.....\sdrm.edf
.......\.....\sdrm.scr
.......\.....\setup.scr
.......\.rc\xilinx
.......\func_sim
.......\micron
.......\par
.......\post_route
.......\src
.......\synth
verilog
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.