Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

FPGAdevelopmentboardhigh-speeddigitalsignalacquisi

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 114kb
  • Downloaded :0次
  • Author :zhon****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Basically is to use ALTERA company EP2C70 model FPGA development board high-speed digital signal acquisition VHDL and continuous program!
Packet file list
(Preview for download)
FPGA的高速数据采集程序的编写(VHDL语言)\HighSpeedAD\db\hsad.asm.qmsg
......................................\...........\..\hsad.cbx.xml
......................................\...........\..\hsad.cmp.ecobp
......................................\...........\..\hsad.cmp.rdb
......................................\...........\..\hsad.cmp0.ddb
......................................\...........\..\hsad.cmp_bb.cdb
......................................\...........\..\hsad.cmp_bb.hdb
......................................\...........\..\hsad.cmp_bb.logdb
......................................\...........\..\hsad.cmp_bb.rcf
......................................\...........\..\hsad.dbp
......................................\...........\..\hsad.db_info
......................................\...........\..\hsad.eco.cdb
......................................\...........\..\hsad.fit.qmsg
......................................\...........\..\hsad.hier_info
......................................\...........\..\hsad.hif
......................................\...........\..\hsad.map.ecobp
......................................\...........\..\hsad.map.qmsg
......................................\...........\..\hsad.map_bb.logdb
......................................\...........\..\hsad.merge.qmsg
......................................\...........\..\hsad.pre_map.cdb
......................................\...........\..\hsad.pre_map.hdb
......................................\...........\..\hsad.psp
......................................\...........\..\hsad.pss
......................................\...........\..\hsad.rtlv.hdb
......................................\...........\..\hsad.rtlv_sg.cdb
......................................\...........\..\hsad.rtlv_sg_swap.cdb
......................................\...........\..\hsad.sgdiff.cdb
......................................\...........\..\hsad.sgdiff.hdb
......................................\...........\..\hsad.sld_design_entry.sci
......................................\...........\..\hsad.sld_design_entry_dsc.sci
......................................\...........\..\hsad.syn_hier_info
......................................\...........\..\hsad.tan.qmsg
......................................\...........\hsad.asm.rpt
......................................\...........\hsad.done
......................................\...........\hsad.fit.rpt
......................................\...........\hsad.fit.smsg
......................................\...........\hsad.fit.summary
......................................\...........\hsad.flow.rpt
......................................\...........\hsad.map.rpt
......................................\...........\hsad.map.summary
......................................\...........\hsad.merge.rpt
......................................\...........\hsad.pin
......................................\...........\hsad.pof
......................................\...........\hsad.qpf
......................................\...........\hsad.qsf
......................................\...........\hsad.qws
......................................\...........\hsad.sof
......................................\...........\hsad.tan.rpt
......................................\...........\hsad.vhd
......................................\...........\pll50.cmp
......................................\...........\pll50.ppf
......................................\...........\pll50.vhd
......................................\...........\pll50_wave0.jpg
......................................\...........\pll50_waveforms.html
......................................\使用说明请参看右侧注释====〉〉.txt
......................................\HighSpeedAD\db
......................................\HighSpeedAD
FPGA的高速数据采集程序的编写(VHDL语言)
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.