Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 138kb
  • Downloaded :1次
  • Author :Harsh******
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
this is verilog model of RISC CPU
Packet file list
(Preview for download)
lab10\.simvision\dbrowser-bookmarks
.....\..........\schematic-bookmarks
.....\..........\source-bookmarks
.....\aasd.v
.....\aasd.v~
.....\alu.v
.....\alu.v~
.....\clk_gen.v
.....\clk_gen.v~
.....\control.v
.....\control.v~
.....\counter.v
.....\counter.v~
.....\cpu.v
.....\cpu.v~
.....\INCA_libs\irun.lnx86.08.20.nc\.ncrun.lock
.....\.........\...................\.ncv.lock
.....\.........\...................\bind.lst.lnx86
.....\.........\...................\cds.lib
.....\.........\...................\cdsrun.lib
.....\.........\...................\dcd144.ecs.csun.edu_19944\ncsim.args
.....\.........\...................\.........................\ncsim.env
.....\.........\...................\.........................\ncverilog.args
.....\.........\...................\....................20811\ncsim.args
.....\.........\...................\.........................\ncsim.env
.....\.........\...................\.........................\ncverilog.args
.....\.........\...................\.....................1494\ncsim.args
.....\.........\...................\.........................\ncsim.env
.....\.........\...................\.........................\ncverilog.args
.....\.........\...................\files.ts
.....\.........\...................\hdl.var
.....\.........\...................\hdlrun.var
.....\.........\...................\ncelab.args
.....\.........\...................\ncelab.env
.....\.........\...................\ncelab.hrd
.....\.........\...................\ncsim.args
.....\.........\...................\ncsim.env
.....\.........\...................\ncsim_restart.args
.....\.........\...................\ncsim_restart.env
.....\.........\...................\ncverilog.args
.....\.........\...................\ncvlog.args
.....\.........\...................\ncvlog.env
.....\.........\...................\ncvlog.files
.....\.........\snap.nc\.ncrun.lock
.....\.........\.......\.ncv.lock
.....\.........\.......\bind.lst.lnx86
.....\.........\.......\cds.lib
.....\.........\.......\cdsrun.lib
.....\.........\.......\dcd144.ecs.csun.edu_19944\ncsim.args
.....\.........\.......\.........................\ncsim.env
.....\.........\.......\.........................\ncverilog.args
.....\.........\.......\....................20811\ncsim.args
.....\.........\.......\.........................\ncsim.env
.....\.........\.......\.........................\ncverilog.args
.....\.........\.......\.....................1494\ncsim.args
.....\.........\.......\.........................\ncsim.env
.....\.........\.......\.........................\ncverilog.args
.....\.........\.......\files.ts
.....\.........\.......\hdl.var
.....\.........\.......\hdlrun.var
.....\.........\.......\ncelab.args
.....\.........\.......\ncelab.env
.....\.........\.......\ncelab.hrd
.....\.........\.......\ncsim.args
.....\.........\.......\ncsim.env
.....\.........\.......\ncsim_restart.args
.....\.........\.......\ncsim_restart.env
.....\.........\.......\ncverilog.args
.....\.........\.......\ncvlog.args
.....\.........\.......\ncvlog.env
.....\.........\.......\ncvlog.files
.....\.........\worklib\.cdsvmod
.....\.........\.......\.inca.db.169.lnx86
.....\.........\.......\cdsinfo.tag
.....\.........\.......\inca.lnx86.169.pak
.....\mem_file.txt
.....\mem_file.txt~
.....\ncverilog.key
.....\ncverilog.log
.....\ram.v
.....\ram.v~
.....\register.v
.....\register.v~
.....\risedge.v
.....\risedge.v~
.....\run.f
.....\run.f~
.....\scale_mux.v
.....\scale_mux.v~
.....\tb_cpu.v
.....\tb_cpu.v~
.....\tb_risedge.v
.....\tb_risedge.v~
.....\waves.shm\waves.dsn
.....\.........\waves.trn
.....\xyz.v
.....\xyz.v~
.....\INCA_libs\irun.lnx86.08.20.nc\dcd144.ecs.csun.edu_19944
.....\.........\...................\dcd144.ecs.csun.edu_20811
.....\.........\...................\dcd144.ecs.csun.edu_21494
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.