Introduction - If you have any usage issues, please Google them yourself
This is a synchronous reset and asynchronous reset on the issue of the conclusion that synchronous release, asynchronous reset of the best documents are programmed verilog file works, and simulation and RTL analysis chart, very detailed analysis