The source is based on the SDRAM VERILOG development and implementation and to achieve refresh, precharge, a burst length of 8 bytes and other functions have been verified, the available

source\para.v
......\pll.v
......\sdram_cmd.v
......\sdram_ctrl_top.v
......\sdram_ctrl_top_test.v
......\sdram_data_path.v
......\sdram_state_ctrl.v
......\sys_clk_ctrl.v
source

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．