AES algorithm encryption and display on FPGA spartran 2e

Results\1.txt
.......\2.txt
decryption\AddRoundKey.vhd
..........\AES_128.vhd
..........\AES_Constants.vhd
..........\aes_ucf.ucf
..........\global.vhd
..........\inv_mix_columns.vhd
..........\ShiftRows.vhd
..........\SubBytes.vhd
Encryption\AddRoundKey.vhd
..........\AES_128.vhd
..........\AES_Constants.vhd
..........\aes_ucf.ucf
..........\Column_Matrix_Mul.vhd
..........\global.vhd
..........\Key_Schedule_128.vhd
..........\MixedColumns.vhd
..........\ShiftRows.vhd
..........\SubBytes.vhd
Results
decryption
Encryption

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．