This source code is based on the Verilog language, " and- or- not" gate, with the case statement described in the 4 to 1 data selector, set the number of synchronization, the synchronization counter is cleared, the process of statement always described by simple arithmetic logic unit by serial block begin-end signal waveforms generated, there is a wide range of applications, such as encoder areas.

adder1.txt

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．