design files in verilog, alu, array mult, carry shift etc.

Designs\alu
.......\...\alu.prj
.......\...\alu.v
.......\...\testbench.v
.......\array_mult
.......\..........\array_mult.prj
.......\..........\array_mult.v
.......\..........\array_mult_vhdl.prj
.......\..........\coregen.prj
.......\..........\fulladd.prj
.......\..........\fulladd.v
.......\..........\fulladd_vhdl.prj
.......\..........\lastrow.prj
.......\..........\lastrow.v
.......\..........\lastrow_vhdl.prj
.......\..........\multcell.prj
.......\..........\multcell.v
.......\..........\multcell_vhdl.prj
.......\..........\multrow.prj
.......\..........\multrow.v
.......\..........\multrow_vhdl.prj
.......\..........\testbench.v
.......\carryskip
.......\.........\carryskip.prj
.......\.........\carryskip.v
.......\.........\carryskip_vhdl.prj
.......\.........\fulladd.v
.......\.........\fulladd_p.prj
.......\.........\fulladd_p_vhdl.prj
.......\.........\nbitfulladd.v
.......\.........\testbench.v
.......\cla
.......\...\carry_block.prj
.......\...\carry_block.v
.......\...\carry_block_vhdl.prj
.......\...\carry_lookahead.v
.......\...\carry_lookahead_adder.prj
.......\...\carry_lookahead_adder_vhdl.prj
.......\...\cla.prj
.......\...\cla_vhdl.prj
.......\...\coregen.prj
.......\...\fulladd.v
.......\...\testbench.v
.......\dsp
.......\...\alu.v
.......\...\dsp.prj
.......\...\dsp.v
.......\...\dsp_vhdl.prj
.......\...\ex.prj
.......\...\ex.v
.......\...\ex_vhdl.prj
.......\...\reg.v
.......\ex6_2
.......\.....\ctrl.v
.......\.....\ctrl_vhdl.prj
.......\.....\dp.prj
.......\.....\dp.v
.......\.....\dp_vhdl.prj
.......\.....\mult.prj
.......\.....\mult.v
.......\.....\mult_vhdl.prj
.......\.....\sys.prj
.......\.....\sys.v
.......\.....\sys_vhdl.prj
.......\.....\testbench.v
.......\nbitfulladd
.......\...........\coregen.prj
.......\...........\fulladd.prj
.......\...........\fulladd.v
.......\...........\fulladd_vhdl.prj
.......\...........\nbitfulladd.prj
.......\...........\nbitfulladd.v
.......\...........\nbitfulladd_vhdl.prj
.......\...........\testbench.v
.......\parity
.......\......\coregen.prj
.......\......\parity.prj
.......\......\parity.v
.......\......\parity_vhdl.prj
.......\......\testbench.v
.......\sec5_3_3
.......\........\mod.prj
.......\........\mod.v
.......\shifter
.......\.......\coregen.prj
.......\.......\shifter.prj
.......\.......\shifter.v
.......\.......\shifter_vhdl.prj
.......\.......\testbench.v
.......\tlc
.......\...\coregen.prj
.......\...\sequencer_vhdl.prj
.......\...\timer.prj
.......\...\timer_vhdl.prj
.......\...\tlc.prj
.......\...\tlc.v
.......\...\tlc_ctrl.v
.......\...\tlc_sta.v
.......\...\tlc_testbench.v
.......\...\tlc_timer.v

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．