Introduction - If you have any usage issues, please Google them yourself
Based on VHDL language, to achieve simple control of ADC0809. ADC0809 no internal clock, an external 10KHz ~ 1290Hz clock signal, where the FPGA system clock (50MHz) divided by 256 get clk1 (195KHz) as the conversion clock ADC0809