Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 1.07mb
  • Downloaded :0次
  • Author :谭****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Frequency Meter instance, in the FPGA platform, validated by the above, can measure 0-99M of any signal frequency, it is useful, we want to help.
Packet file list
(Preview for download)
fcount\addc.v
......\addc.v.bak
......\control_core.v
......\counter.v
......\counter.v.bak
......\fcount.asm.rpt
......\fcount.done
......\fcount.dpf
......\fcount.eda.rpt
......\fcount.fit.rpt
......\fcount.fit.smsg
......\fcount.fit.summary
......\fcount.flow.rpt
......\fcount.map.rpt
......\fcount.map.smsg
......\fcount.map.summary
......\fcount.pin
......\fcount.pof
......\fcount.qpf
......\fcount.qsf
......\fcount.sim.rpt
......\fcount.sof
......\fcount.tan.rpt
......\fcount.tan.summary
......\fcount.v
......\fcount.v.bak
......\fcount.vwf
......\fcount_nativelink_simulation.rpt
......\freqcer_1024.v
......\freqcer_10240.v
......\freqcer_103.v
......\latch_4_16.v
......\lcdprint.v
......\lcdprint.v.bak
......\sopc_builder_log.txt
......\.imulation\modelsim\fcount.sft
......\..........\........\fcount.vo
......\..........\........\fcount_modelsim.xrf
......\..........\........\fcount_run_msim_gate_verilog.do
......\..........\........\fcount_run_msim_gate_verilog.do.bak
......\..........\........\fcount_v.sdo
......\..........\........\modelsim.ini
......\..........\........\msim_transcript
......\..........\........\verilog_libs\cycloneii_ver\_info
......\..........\........\............\.............\cycloneii_scale_cntr\_primary.dat
......\..........\........\............\.............\....................\_primary.vhd
......\..........\........\............\.............\..........routing_wire\_primary.dat
......\..........\........\............\.............\......................\_primary.vhd
......\..........\........\............\.............\...........am_register\_primary.dat
......\..........\........\............\.............\......................\_primary.vhd
......\..........\........\............\.............\..............pulse_generator\_primary.dat
......\..........\........\............\.............\.............................\_primary.vhd
......\..........\........\............\.............\..............block\_primary.dat
......\..........\........\............\.............\...................\_primary.vhd
......\..........\........\............\.............\..........pll_reg\_primary.dat
......\..........\........\............\.............\.................\_primary.vhd
......\..........\........\............\.............\.............\_primary.dat
......\..........\........\............\.............\.............\_primary.vhd
......\..........\........\............\.............\..........n_cntr\_primary.dat
......\..........\........\............\.............\................\_primary.vhd
......\..........\........\............\.............\...........mux21\_primary.dat
......\..........\........\............\.............\................\_primary.vhd
......\..........\........\............\.............\..........m_cntr\_primary.dat
......\..........\........\............\.............\................\_primary.vhd
......\..........\........\............\.............\...........ux41\_primary.dat
......\..........\........\............\.............\...............\_primary.vhd
......\..........\........\............\.............\.............21\_primary.dat
......\..........\........\............\.............\...............\_primary.vhd
......\..........\........\............\.............\...........ac_sign_reg\_primary.dat
......\..........\........\............\.............\......................\_primary.vhd
......\..........\........\............\.............\..............out\_primary.dat
......\..........\........\............\.............\.................\_primary.vhd
......\..........\........\............\.............\..............mult_internal\_primary.dat
......\..........\........\............\.............\...........................\_primary.vhd
......\..........\........\............\.............\..................\_primary.dat
......\..........\........\............\.............\..................\_primary.vhd
......\..........\........\............\.............\..............data_reg\_primary.dat
......\..........\........\............\.........
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.