-
Category : VHDL-FPGA-Verilog
Tags :
- Update : 2012-11-26
- Size : 844kb
- Downloaded :0次
- Author :q****
- About :
Nobody
- PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
THIS DESIGN IS PROVIDED TO YOU “AS IS”. XILINX MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. This design has not been verified on hardware (as opposed to simulations), and it should be used only as an example design, not as a fully functional core. XILINX does not warrant the performance, functionality, or operation of this Design will meet your requirements, or that the operation of the Design will be uninterrupted or error free, or that defects in the Design will be corrected. Furthermore, XILINX does not warrant or make any representations regarding use or the results of the use of the Design in terms of correctness, accuracy, reliability or otherwise.
Packet file list
(Preview for download)
VHDL描述的SMBUS总线(I2C的英特尔版)\micro_tb.vhd
..................................\micro_test.do
..................................\micro_test.vhd
..................................\micro_test_post.do
..................................\pullup.vhd
..................................\readme.txt
..................................\read_me.doc
..................................\shift.vhd
..................................\smbus.npl
..................................\smbus.vhd
..................................\smbus_control.vhd
..................................\smbus_timesim.vhd
..................................\uc_interface.vhd
..................................\upcnt21.vhd
..................................\upcnt4.vhd
..................................\upcnt9.vhd
..................................\wave.do
..................................\wave_post.do
..................................\.ork\micro_tb\rtl.dat
..................................\....\........\rtl.psm
..................................\....\........\_primary.dat
..................................\....\.......est\archmicro_test.dat
..................................\....\..........\archmicro_test.psm
..................................\....\..........\_primary.dat
..................................\....\pullup\archpullup.dat
..................................\....\......\archpullup.psm
..................................\....\......\_primary.dat
..................................\....\roc\roc_v.dat
..................................\....\...\roc_v.psm
..................................\....\...\_primary.dat
..................................\....\shift8\definition.dat
..................................\....\......\definition.psm
..................................\....\......\_primary.dat
..................................\....\.mbus\behave.dat
..................................\....\.....\behave.psm
..................................\....\.....\structure.dat
..................................\....\.....\structure.psm
..................................\....\.....\_primary.dat
..................................\....\....._control\behave.dat
..................................\....\.............\behave.psm
..................................\....\.............\_primary.dat
..................................\....\uc_interface\behaviour.dat
..................................\....\............\behaviour.psm
..................................\....\............\_primary.dat
..................................\....\.pcnt21\definition.dat
..................................\....\.......\definition.psm
..................................\....\.......\_primary.dat
..................................\....\.....4\definition.dat
..................................\....\......\definition.psm
..................................\....\......\_primary.dat
..................................\....\.....9\definition.dat
..................................\....\......\definition.psm
..................................\....\......\_primary.dat
..................................\....\_info
..................................\使用说明请参看右侧注释====〉〉.txt
..................................\work\micro_tb
..................................\....\micro_test
..................................\....\pullup
..................................\....\roc
..................................\....\shift8
..................................\....\smbus
..................................\....\smbus_control
..................................\....\uc_interface
..................................\....\upcnt21
..................................\....\upcnt4
..................................\....\upcnt9
..................................\work
VHDL描述的SMBUS总线(I2C的英特尔版)
Related instructions
- We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
- The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
- Please use Winrar for decompression tools
- If download fail, Try it againg or Feedback to us.
- If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
- Before downloading, you can inquire through the uploaded person information