9 verilog source code examples, including registers, state machines, with testbench

15-1 10d-counter\counter.v
.................\tcounter.v
7-8-3bitadder\Adder1Bit.v
.............\Adder3Bit.v
.............\test.vec
.............\testbench.v
....4bitadder\bit4_adder.v
.............\tb_bit4adder.v
....s2p\s2p.v
.......\testbenchs2p.v
....testbench\proced_reg.v
.............\test_proced_reg.v
13-1 Moore_FSM\Moore_State.v
...2 Mealy_FSM\Mealy_State.v
...3 10010_FSM\MEALY-FSM.v
...............\MOORE-FSM.v
...............\tb_fsm.v
15-1 10d-counter
7-8-3bitadder
7-8-4bitadder
7-8-s2p
7-8-testbench
13-1 Moore_FSM
13-2 Mealy_FSM
13-3 10010_FSM

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．