Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

ddrct_gen_xp_1_002_1

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 2.98mb
  • Downloaded :0次
  • Author :董***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
ddrct_gen_xp_1_002_1,有关ddr控制的设计程序
Packet file list
(Preview for download)
ddrct_gen_xp_1_002\default.css
..................\Readme.htm
..................\tutorial
..................\xpga
..................\....\ver1
..................\....\....\eval
..................\....\....\....\Readme.txt
..................\....\....\....\simulation
..................\....\....\....\..........\scripts
..................\....\....\....\..........\.......\eval_runsim_N.do
..................\....\....\....\testbench
..................\....\....\....\.........\ddrct_gen_xp_1_002_params.v
..................\....\....\....\.........\ddr_ddefines.v
..................\....\....\....\.........\ddr_top_tb.v
..................\....\....\....\tests
..................\....\....\....\.....\stimuli_basicrw_cmd_xpga.v
..................\....\....\gui_script
..................\....\....\..........\module_gen.zip
..................\....\....\lib
..................\....\....\...\modelsim
..................\....\....\...\........\ddrct_gen_xp_1_002_lib
..................\....\....\...\........\......................\@a@s_@l@s@b
..................\....\....\...\........\......................\...........\verilog.asm
..................\....\....\...\........\......................\...........\_primary.dat
..................\....\....\...\........\......................\...........\_primary.vhd
..................\....\....\...\........\......................\@b@i_@d@i@r
..................\....\....\...\........\......................\...........\verilog.asm
..................\....\....\...\........\......................\...........\_primary.dat
..................\....\....\...\........\......................\...........\_primary.vhd
..................\....\....\...\........\......................\@b@l@v@d@s@i@n
..................\....\....\...\........\......................\..............\verilog.asm
..................\....\....\...\........\......................\..............\_primary.dat
..................\....\....\...\........\......................\..............\_primary.vhd
..................\....\....\...\........\......................\@b@l@v@d@s@i@o
..................\....\....\...\........\......................\..............\verilog.asm
..................\....\....\...\........\......................\..............\_primary.dat
..................\....\....\...\........\......................\..............\_primary.vhd
..................\....\....\...\........\......................\@b@l@v@d@s@o@u@t
..................\....\....\...\........\......................\................\verilog.asm
..................\....\....\...\........\......................\................\_primary.dat
..................\....\....\...\........\......................\................\_primary.vhd
..................\....\....\...\........\......................\@b@l@v@d@s@t@r@i
..................\....\....\...\........\......................\................\verilog.asm
..................\....\....\...\........\......................\................\_primary.dat
..................\....\....\...\........\......................\................\_primary.vhd
..................\....\....\...\........\......................\@b@u@f@e@i
..................\....\....\...\........\......................\..........\verilog.asm
..................\....\....\...\........\......................\..........\_primary.dat
..................\....\....\...\........\......................\..........\_primary.vhd
..................\....\....\...\........\......................\@b@u@f@f
..................\....\....\...\........\......................\........\verilog.asm
..................\....\....\...\........\......................\........\_primary.dat
..................\....\....\...\........\......................\........\_primary.vhd
..................\....\....\...\........\......................\@b@u@f@t@h
..................\....\....\...\........\......................\..........\verilog.asm
..................\....\....\...\........\......................\..........\_primary.dat
..................\....\....\...\........\......................
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.