Introduction - If you have any usage issues, please Google them yourself
This document gives an arbitrary divider of the VHDL source file, which is a straightforward process that can be achieved by changing the n value of the various different sub-frequency, simulation waveforms pretty good!