74HC595 2 cascade, the formation of 16-bit parallel data output. Control of 8 digital tube display. Display refresh cycle for 2ms. Only three single-chip I/O port to send serial data to 74HC595. Procedures used to prepare c51.

74HC595_led.c

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．