VHDL-FPGA-Verilog List Page 4251

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .46 .47 .48 .49 .50 4251.52 .53 .54 .55 .56 ... 4310 »

伪随机序列的说明和源代码 Downloaded：0: controllable m-sequence generator, I divided into four small modules do, M, M1, M2, M3, respectively : m-sequence generator, controller, code-selector, code rate selector.
Date : 2025-05-14 Size : 32kb User : 王力
vhdl程序例子 Downloaded：0: VHDL source code, including Combinational Logic Counters Shift Registers State Machines Registers Memory Systems ADC and DAC Arithmetic etc.
Date : 2025-05-14 Size : 165kb User : 王力
分频器VHDL描述 Downloaded：0: in digital circuits, the need for regular high frequency clock operating frequency for hours, a lower frequency of the clock signal. We know that the hardware circuit design clock signal is very important.
Date : 2025-05-14 Size : 5kb User : 王力
4篇Altera中文资料 Downloaded：0: this is the most cutting-edge technologies, engage in electronic friends will be very helpful ~
Date : 2025-05-14 Size : 442kb User : 何跃
core51_VHDL Downloaded：0: VHDL wrote 51 microcontroller core, the realization of all the 51 workers may learn FPGA development of reference materials.
Date : 2025-05-14 Size : 93kb User : 杨标
8250 Downloaded：0: prepared using VHDL 8250, enclosing waveform analysis, design ideas, as well as specific code
Date : 2025-05-14 Size : 13kb User : 刘强
(7.27)final_cbb01 Downloaded：0: network nodes to exchange data on the downlink data exchange and distribution of hardware
Date : 2025-05-14 Size : 288kb User : 茜茜
VHDL例程 Downloaded：0: lot of routines, to learn VHDL programming of great help, I can not see
Date : 2025-05-14 Size : 165kb User : 周
DSP 应用与实例附TMS320LF2407(EVM) DSK 原理图 Downloaded：0: DSP applications with examples : TMS320LF2407 (EVM) DSK schematics, Thank you!
Date : 2025-05-14 Size : 1.92mb User : 王刚
rd1014 Downloaded：0: SDRAM controller, SDRAM to write for pages and pages of SDRAM for fast reading literacy. It is a very good SDRAM Controller
Date : 2025-05-14 Size : 10kb User : 陈长佳
anti_tr2 Downloaded：0: camera circuit design, the internal counter using timely, and in the keys to effectively prevent the wrong jitter operation
Date : 2025-05-14 Size : 1kb User : 高晖
meng Downloaded：0: for lattice s vhdl
Date : 2025-05-14 Size : 1kb User : 路易

« 1 2 ... .46 .47 .48 .49 .50 4251.52 .53 .54 .55 .56 ... 4310 »

Search in result