VHDL-FPGA-Verilog List Page 368

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .63 .64 .65 .66 .67 368.69 .70 .71 .72 .73 ... 4310 »

dds Downloaded：0: Digital frequency synthesizer designed to achieve a variety of frequency sine wave generator, pro-test available
Date : 2025-06-09 Size : 830kb User : mr zhao
LED Downloaded：0: A 16-running-lights program based VHDL which is developed by vivado
Date : 2025-06-09 Size : 507kb User : VilyZhang
FFT Downloaded：0: Using Verilog hardware description language conversion signal processing FFT signal
Date : 2025-06-09 Size : 2kb User : 一哥
srl2pal Downloaded：0: Serial data stream and converts a variety of implementations, according to the sort and quantity of data requirements, you can choose a shift register, RAM or the like. For the relatively small amount of data design, it
Date : 2025-06-09 Size : 18kb User : 一哥
syn_rst Downloaded：0: Specifies synchronous reset, always sensitive to the table is just a clock edge signal only when the clock along to pick active level synchronous reset, the clock edge arrival time will be reset
Date : 2025-06-09 Size : 30kb User : 一哥
if_single Downloaded：0: Therefore, grammatically, and more if statement (if ... if ... if ...) can be modeled conditional structure having priority while the single if statement (if ... else if ... else if ...) and case statements available in
Date : 2025-06-09 Size : 294kb User : 一哥
syn_wr Downloaded：0: In general, CPU clock reading and writing will be introduced to the PLD, the author uses the CPU to read and write clock synchronized read and write registers, improve design reliability. Therefore, this model is the rec
Date : 2025-06-09 Size : 82kb User : 一哥
verilog_cordic Downloaded：0: Classic verilog prepared by the cordic algorithm, rotation mode, pro-test available, after nine rotation
Date : 2025-06-09 Size : 1kb User : 刘建涛
RS(204-188)decoder_verilog Downloaded：0: Verilog achieved using the finite field GF (28) weak dual basis multiplier
Date : 2025-06-09 Size : 14kb User : 刘建涛
CIC_verilog Downloaded：0: Using verilog to achieve three CIC decimation filter, the input 8-bit data output 26-bit data, the use of finite state machines for sampling, including the integrator and comb to implement the module is implemented to ac
Date : 2025-06-09 Size : 1kb User : 刘建涛
15x15mul Downloaded：0: Wallace wrote the number 4 Booth algorithm unsigned multiplier, 3-2 compression, pro-test available
Date : 2025-06-09 Size : 5kb User : 刘建涛
MT9M001 Downloaded：0: Verilog driver MT9M001 code, which is also the DDR3 image data storage, LCD display, which drives the part is very detailed, we can learn more
Date : 2025-06-09 Size : 2.38mb User : 王崎

« 1 2 ... .63 .64 .65 .66 .67 368.69 .70 .71 .72 .73 ... 4310 »

Search in result