CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Search in result
Search
VHDL-FPGA-Verilog list
Sort by :
«
1
2
...
.56
.57
.58
.59
.60
1761
.62
.63
.64
.65
.66
...
4310
»
quartus-ii-9.0learn
Downloaded:0
Used for VHDL study, the article content to PDF format simple and understandable, it is suitable for beginners
Date
: 2025-09-16
Size
: 9.3mb
User
:
罗锦
I2C-Spec
Downloaded:0
i2c spec
Date
: 2025-09-16
Size
: 299kb
User
:
阳彭
EDA-vhdl
Downloaded:0
EDA is an electronic design automation ( Electronic Design Automation ) abbreviation, in the nineteen sixties medium from computer aided design ( CAD ), computer aided manufacturing ( CAM ), computer aided test ( CAT ) a
Date
: 2025-09-16
Size
: 48kb
User
:
王明
ADcollector
Downloaded:0
AD voltage acquisition is the basic skills, this is C8051F410 voltage acquisition module, from the development of learning.
Date
: 2025-09-16
Size
: 11kb
User
:
海浪
led_shift
Downloaded:0
The program code to achieve the water lights in the FPGA, you can control the left or right loop light emitting diode.
Date
: 2025-09-16
Size
: 409kb
User
:
王超
EDK
Downloaded:0
Introduces XILINX internal implant soft core of Microblaze, usually related to knowledge, and the associated entry experiment, a great help for beginners
Date
: 2025-09-16
Size
: 174kb
User
:
qianqingming
C8051F340
Downloaded:0
led,lcd 显示的程序课题设计练习
Date
: 2025-09-16
Size
: 12kb
User
:
翼诚
Verilog-for-special-ciucuit-design-
Downloaded:0
The internal staff s learning materials in huawei is more helpfull for someone who want to go to huawei.
Date
: 2025-09-16
Size
: 262kb
User
:
丁小娇
fifo
Downloaded:0
A synchronous FIFO, the FIFO depth of 16, each storage unit width of 8, asked to produce the FIFO is empty, full, half full, the overflow flag.
Date
: 2025-09-16
Size
: 1kb
User
:
raul
mux2-1
Downloaded:0
choose one from two
Date
: 2025-09-16
Size
: 100kb
User
:
春霞
adder
Downloaded:0
Design of a 16 x 16 pipelined multiplier. Multiplier by 16 x 16 carry save array ( Carry-save ). The last line of the partial product generation unit requires use of carry lookahead.
Date
: 2025-09-16
Size
: 2kb
User
:
raul
trans3-8
Downloaded:0
3-8 decoder for commonly used the assembly logic circuit, its function is to input code (three yards) decode.
Date
: 2025-09-16
Size
: 137kb
User
:
春霞
«
1
2
...
.56
.57
.58
.59
.60
1761
.62
.63
.64
.65
.66
...
4310
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.