List Page 149413

list

Sort by ：

« 1 2 ... .08 .09 .10 .11 .12 149413.14 .15 .16 .17 .18 ... 267453 »

Graphic Downloaded：0: Paint a simple drawing program can be a straight line, rectangle drawing, including pen, the brush to achieve
Date : 2025-06-21 Size : 2.37mb User : 杨旭鹏
Exercicios-de-Autocad Downloaded：0: Cad Testing Drawns. Make sure you have some basic notions about AutoCad, and Tecnical Drawning to make easier.
Date : 2025-06-21 Size : 403kb User : Luiz Rabello
PCL818 Downloaded：0: Graduation time to do DC600V inverter test system, IPC-based controller, PCL-818 data acquisition card, VC++ as a programming tool, 25T, 25k bus-type inverter used for performance testing.
Date : 2025-06-21 Size : 10.3mb User : lidi
DS12C887 Downloaded：0: Clock chip design using high-precision clock DS12C887
Date : 2025-06-21 Size : 3kb User : 董精通
MyBrowser Downloaded：0: Made more than a simple label WEB browser, the IE browser to achieve a few basic functions for beginners reference
Date : 2025-06-21 Size : 4.65mb User :
stc89_AD Downloaded：0: STC Series MCU internal A/D conversion applications
Date : 2025-06-21 Size : 1kb User : 董精通
BinTree Downloaded：0: This is a pre-order traversal binary tree in preorder traversal after traversal of the source code program
Date : 2025-06-21 Size : 306kb User : xinbada
3fifo_fifo Downloaded：0: Procedures to achieve the data transmission between the FPGA internal FIFO. Modelsim has passed debugging!
Date : 2025-06-21 Size : 8.7mb User : 袁官福
3ram_ram Downloaded：0: Procedures to achieve the data transmission between the FPGA internal RAM. Uses 3 RAM+RAM structure. Has passed through debugging
Date : 2025-06-21 Size : 27.26mb User : 袁官福
ram_fifo_ram Downloaded：0: Implemented within the FPGA program to open up RAM+ FIFO+ RAM for data between the IP core debugging. Need to use the shoes for easy reference. Has passed debug modelsim
Date : 2025-06-21 Size : 7.81mb User : 袁官福
cis_100dpi_dsp Downloaded：0: Program implements the use of CIS+ AD9822+ FPGA structure in the form of the RMB is collected. Then the data collected was transmitted through the EMIF interface to the DSP. Has passed debug
Date : 2025-06-21 Size : 2.93mb User : 袁官福
Solar_controller Downloaded：0: STC12C5412AD solar controller chip
Date : 2025-06-21 Size : 7kb User : 董精通

« 1 2 ... .08 .09 .10 .11 .12 149413.14 .15 .16 .17 .18 ... 267453 »

Search in result