Search - vhdl for max2

[Other resource] MyClockTest

Description: 这是我电子线路测试的作业，在FPGA板上实现数字钟，（Max2环境）采用VHDL语言编写，非常适合初学者。具备24小时计时，校时，低高音整点报时，定时和多重功能选择的功能。-This is my test of electronic circuits operating at the FPGA board digital clock (Max2 Environment) using VHDL language, very suitable for beginners. 24-hour time, the school, the whole point of low Treble timekeeping, the timing and choice of multiple functional function.
Platform: | Size: 507269 | Author: blacksun | Hits:

[VHDL-FPGA-Verilog] MyClockTest

Description: 这是我电子线路测试的作业，在FPGA板上实现数字钟，（Max2环境）采用VHDL语言编写，非常适合初学者。具备24小时计时，校时，低高音整点报时，定时和多重功能选择的功能。-This is my test of electronic circuits operating at the FPGA board digital clock (Max2 Environment) using VHDL language, very suitable for beginners. 24-hour time, the school, the whole point of low Treble timekeeping, the timing and choice of multiple functional function.
Platform: | Size: 506880 | Author: blacksun | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[Other resource] MyClockTest

[VHDL-FPGA-Verilog] MyClockTest

[VHDL-FPGA-Verilog] max2_test

[VHDL-FPGA-Verilog] an501_design_example

[VHDL-FPGA-Verilog] Proyekton

CodeBus www.codebus.net