Welcome![Sign In][Sign Up]
Location:
Search - spi testbench vhdl

Search list

[Other resourcespi_boot-rel_3_2_rev_C.tar

Description: spi bootloader详细资料,里面包含C代码和VHDL代码以及testbench以及相关的说明文档,有兴趣的朋友可以下来看看。
Platform: | Size: 192895 | Author: zheng jun | Hits:

[VHDL-FPGA-Verilogspi_boot-rel_3_2_rev_C.tar

Description: spi bootloader详细资料,里面包含C代码和VHDL代码以及testbench以及相关的说明文档,有兴趣的朋友可以下来看看。-spi bootloader detailed information, which contains C code and VHDL code and Testbench and related documentation, interested friends can see them.
Platform: | Size: 192512 | Author: zheng jun | Hits:

[VHDL-FPGA-Verilogspi2-testbench

Description: test bench for spi communication
Platform: | Size: 1024 | Author: Onur | Hits:

[VHDL-FPGA-VerilogSpiMaster

Description: This a verilog code for SPI Master testbench is also provided spi_top.v Xilinx ISE or Icarus verilog to compile and simulate-This is a verilog code for SPI Master testbench is also provided spi_top.v Xilinx ISE or Icarus verilog to compile and simulate
Platform: | Size: 9216 | Author: RutaliMulye | Hits:

[VHDL-FPGA-Verilogspi_master

Description: 用VHDL编写的一个SPI主机程序,SPI模块采用最常用的模式0方式(即CPOL=0,CPHA=0)通信。文件内含测试文档,已在Modelsim6.5上测试通过,可在FPGA上直接调用。-A SPI Master code edited by VHDL language,the SPI modul use 0 MODE(i.e CPOL=0,CPHA=0)to communicate with the SPI Slave.and there is a testbench in the file folder,which has been tested in Modelsim6.5,you can use it in FPGA directly.
Platform: | Size: 3072 | Author: | Hits:

[assembly languageSPI-Core_nguyen

Description: SPI Master Core HDL: VHDL 93 Compatibility: all FPGAs, CPLDs parameterization: - variable data width - Phase/polarity configurable - selectable buffer depth - serial clock devision due to system clock package usage: IEEE.STD_LOGIC_1164 IEEE.NUMERIC_STD work.general_signal_processing_pkg (included) Testbench for simulation included. Core Tested on Lattice XP2 CPLD Brevia development kit and FPGAs Xilinx Spartan-3E and Altera Cyclone-4E (industrial application)
Platform: | Size: 17408 | Author: AgentNguyex | Hits:

[VHDL-FPGA-VerilogSPI-master-P-tb

Description: SPI master VHDL realisation Also contains TestBench
Platform: | Size: 2048 | Author: Stan | Hits:

CodeBus www.codebus.net