Welcome![Sign In][Sign Up]
Location:
Search - rake_cmu

Search list

[VHDL-FPGA-Verilograke_mrc

Description: 实现RAKE接收机的最大比合并准则,输入位宽16比特。-RAKE receiver to achieve the maximal ratio combining criteria, enter the 16-bit wide.
Platform: | Size: 2048 | Author: 黄虎 | Hits:

CodeBus www.codebus.net