Welcome![Sign In][Sign Up]
Location:
Search - pulse width module code avr

Search list

[VHDL-FPGA-Verilogd02

Description: 此程序为脉宽测量电路vhdl代码,能够对输入的脉冲信号用10HZ时钟进行计数,输出计数结果。主模块调用显示、计数、控制三个模块实现主体功能-This procedure for pulse width measurement circuit VHDL code, able to input the pulse signal with 10Hz clock count, the output result of the calculation. Main module calls show that counts, control the main functions of the three modules realize
Platform: | Size: 2048 | Author: jingken | Hits:

CodeBus www.codebus.net