Location:
Search - pci core
Search list
Description: Altera AHDL语言设计的PCI总线-AHDL Altera's PCI bus design
Platform: |
Size: 94208 |
Author: 黄晓东 |
Hits:
Description: Altera AHDL语言设计的PCI总线Core,很难得的PCI设计资料-Altera AHDL design Core PCI, the PCI is difficult to design information
Platform: |
Size: 88064 |
Author: CP |
Hits:
Description: VHDL编写的PCI代码,PCI2.2兼容,Xillinx Virtex与Spantan II 优化,33M主频,32位宽度,全目标功能等.-prepared by the PCI VHDL code, PCI2.2 compatible Xillinx Virtex II and Spantan optimized route speed, 32-bit width, the whole objective functions.
Platform: |
Size: 844800 |
Author: citybus |
Hits:
Description: pci core altera fpga pci开发设计资料-pci core altera fpga development of design information pci
Platform: |
Size: 428032 |
Author: zhouhong |
Hits:
Description: pci core altera fpga pci开发设计资料-pci core altera fpga development of design information pci
Platform: |
Size: 156672 |
Author: zhouhong |
Hits:
Description: PCI logicore,在某网站上下载的ip核文件,希望具有参考价值,-PCI logicore, at a certain site to download the ip nuclear document, hoping that with a reference value,
Platform: |
Size: 91136 |
Author: 王林 |
Hits:
Description: PCI express CRC rtl core for Fpga/asic Designer
Platform: |
Size: 202752 |
Author: 李晓媛 |
Hits:
Description: Xilinx 公司PCI Express IP核应用参考设计。通过这个样例,用户可以掌握PCI Express应用设计的一般方法,了解PCI Express的工作原理。-Xilinx Inc. PCI Express IP core reference design applications. Through this example, the user can master the application of the design of PCI Express general approach to understand the working principle of PCI Express.
Platform: |
Size: 1798144 |
Author: daniel J |
Hits:
Description: pci CORES
从外国网站上弄下来的,大家可以看看啊-pci CORES from foreign web sites get down, we will look at ah
Platform: |
Size: 28672 |
Author: haitao |
Hits:
Description: 内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。
本PCI_HOST目前支持:
1、 对目标PCI_T进行配置;
2、 对目标进行单周期读写;
3、 可以工作在33MHZ和66MHZ
4、 支持目标跟不上时插入最长10时钟的等待。
ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的-There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of
Platform: |
Size: 2712576 |
Author: |
Hits:
Description: fpga开发pci的verilog,不可多得的源代码。-FPGA development pci of verilog, rare source code.
Platform: |
Size: 1726464 |
Author: 王军 |
Hits:
Description: Raggedstone1 IP core.
Raggedstone1 is a low-cost Spartan3 FPGA based PCI development board made by Enterpoint Ltd.
-Raggedstone1 IP core.Raggedstone1 is a low-cost Spartan3 FPGA based PCI development board made by Enterpoint Ltd.
Platform: |
Size: 77824 |
Author: 张治国 |
Hits:
Description: PCI的ip core,VHDL代码,希望对大家有帮助-PCI-ip core, VHDL code, we hope to help
Platform: |
Size: 1064960 |
Author: 李明 |
Hits:
Description: vhdl 写的 PCI IP核程序,已经过测试-pci ip core
Platform: |
Size: 23552 |
Author: planet1997 |
Hits:
Description: pci pci转local bus总线的应用,使用IPcore
alter器件-pci pci convert local bus application,use alter IP core
Platform: |
Size: 493568 |
Author: robincyh |
Hits:
Description: pci 32位的core的实现源代码,我晕阿,实在是不好怎么说阿-pci 32-bit core of the realization of the source code, I fainted Ah, how to say it is not Arab. . . .
Platform: |
Size: 30720 |
Author: adfdf |
Hits:
Description: verilog编写的PCI总线,提供了Wishbone bus和PCI local bus之间的接口,内由两个独立的模块组成,分别完成WB BUS和PCI bus之间的传输-The PCI IP core (PCI bridge) provides an interface between the WISHBONE SoC bus
and the PCI local bus. It consists of two independent units, one handling transactions
originating on the PCI bus, the other one handling transactions originating on the
WISHBONE bus.
Platform: |
Size: 13253632 |
Author: yemao |
Hits:
Description: The USB Host Controller is a synthesizable core and is part
of the Fujitsu IPWare™ Library.
The core has a complete PCI to USB interface. It is fully compliant
with USB specification 1.0 and the USB Open HCI
specification authored by Microsoft, Compaq, and National
Semiconductor. On the PCI side, it is compliant with PCI
V2.1. The core can be used on a PC motherboard with a PCI
bus or a stand-alone PCI-based ASSP.-The USB Host Controller is a synthesizable core and is part
of the Fujitsu IPWare™ Library.
The core has a complete PCI to USB interface. It is fully compliant
with USB specification 1.0 and the USB Open HCI
specification authored by Microsoft, Compaq, and National
Semiconductor. On the PCI side, it is compliant with PCI
V2.1. The core can be used on a PC motherboard with a PCI
bus or a stand-alone PCI-based ASSP.
Platform: |
Size: 30720 |
Author: teh |
Hits:
Description: XILINX ISE生成PCI-CORE时产生的用户文档,帮助编写PCI通信用户逻辑,非常有用-XILINX ISE generation PCI-CORE generated user documentation to help users prepare PCI communication logic, a very useful
Platform: |
Size: 1374208 |
Author: 田杰 |
Hits:
Description: XINLINX的PCI核源文件代码,这是我在网上找的,希望对大家有用!-THE SOURCE FILE OF PCI CORE,IT IS FOUND ON INTERNET. MAYBE IT IS USEFUL.
Platform: |
Size: 5120 |
Author: qiuli |
Hits: