Description: FPGA部分基础功能源代码，适合初学者进行学习仿真，代码可读性强，通俗易懂，逻辑清晰。包括触发器，全加器，分频，并串转换，计数器，序列发生器等Verilog语言源代码。-
Part of the basic functions of the source code for FPGA.Suitable for beginners to learn the simulation, the code readable, easy to understand, clear logic. Including triggers, full adder, divider, and parallel to serial conversion, counter, sequencer and other Verilog language source code. Platform: |
Size: 1908736 |
Author:张秋爽 |
Hits:
Search - parallel divider verilog