Welcome![Sign In][Sign Up]
Location:
Search - nios quartus

Search list

[Documentsnios_uart程序

Description: 该quartus的基于SOPC串口程序经过调试成功,对NIOS的初学者很有用。
Platform: | Size: 312320 | Author: angleboy | Hits:

[Other Web Codequartus file

Description: 基于FPGA的led源码,实现nios功能
Platform: | Size: 1633 | Author: wudebao5220150 | Hits:

[VHDL-FPGA-VerilogUSB枚举

Description: ALTERA NIOS处理器实验,编程环境是QUARTUS,在NIOS SHELL下编译实现功能。实验USB接口-Altera NIOS processor experiments, programming environment is QUARTUS in NIOS SHELL compiler functionality. Experimental USB interface
Platform: | Size: 35840 | Author: xf | Hits:

[VHDL-FPGA-VerilogLCD显示实验

Description: ALTERA NIOS处理器,用VHDL在QUARTUS下编写,用NIOS SHELL调试通过,实验LCD液晶显示-Altera NIOS processor, using VHDL in QUARTUS prepared with NIOS SHELL debug through experimental LCD
Platform: | Size: 35840 | Author: xf | Hits:

[VHDL-FPGA-VerilogSRAM@DMA实验

Description: ALTERA NIOS处理器实验,QUARTUS下用VHDL编译成处理器,然后NIOS SHELL下C 语言运行。实验SRAM和DMA调度-Altera NIOS processor experiments QUARTUS using VHDL compiler into processor, then NIOS SHELL C language runtime. Experimental SRAM and DMA Scheduling
Platform: | Size: 33792 | Author: xf | Hits:

[VHDL-FPGA-VerilogSPI接口音频Codec实验

Description: ALTERA NIOS处理器,VHDL语言在QUARTUS编译通过,然后有C语言在NIOS SHELL下驱动,实验音频解码-Altera NIOS processor, the QUARTUS VHDL compiler, then the C language under NIOS SHELL-driven, experimental audio decoder
Platform: | Size: 34816 | Author: xf | Hits:

[Embeded-SCM Developmemoire_alphabet

Description: ALTERA NIOS处理器实验,QUARTUS下用VHDL编译成处理器。实现memory存储。-Altera NIOS processor experiments QUARTUS using VHDL compiler into processors. Achieving memory storage.
Platform: | Size: 1024 | Author: 秦拣俭 | Hits:

[VHDL-FPGA-VerilogNios II处理器中文参考手册

Description: nios2软件开发手册中文版第8章_MicroC_OSII_tutorial,翻译的不错值得一看-nios2 software development manuals Chinese version of Chapter 8 _MicroC_OSII_tutori al translation of a true eye-catcher
Platform: | Size: 259072 | Author: wang | Hits:

[VHDL-FPGA-Verilogstd_cf_2c35

Description: 这个是基于NIOS II的FPGA平台的一个CF卡的接口模块,是在Quartus II下的完整工程包-NIOS II FPGA platform a CF card interface module, Quartus II is the complete package works
Platform: | Size: 399360 | Author: 佴立峰 | Hits:

[Other Embeded programQuartusII_RAM

Description: 介绍了QUARTUSII中ram的应用,以及基于它的NIOS嵌入式小系统设计-were introduced QUARTUSII ram applications, and based on its small Nios Embedded System Design
Platform: | Size: 307200 | Author: 黎明 | Hits:

[Other Embeded programNIOS_HOST_MOUSE_VGA

Description: Nios系统, 加入了VGA控制器和USB鼠标控制器-Nios system, add a VGA controller and the USB mouse controller
Platform: | Size: 909312 | Author: | Hits:

[ARM-PowerPC-ColdFire-MIPSCrackQII60

Description: quartus6.0+nios2 6.0的License,将hostid改为你自己的网卡号即可使用quartus和nios6.0的全部功能-quartus6.0 nios2 6.0 License, hostid to read your own card can be used quartus, and the full functionality of nios6.0
Platform: | Size: 5120 | Author: hrui | Hits:

[OtherSOPC11

Description: 潘松老师写的一本关于sopc实用教程的图书,包括quartus的使用,基于dspbuilder&matlab的现代dsp设计以及nios嵌入式系统开发等内容,非常不错的一本图书。-Pan Song written by a teacher on the SOPC Practical Guide books, including the use of Quartus, based on the dspbuilder
Platform: | Size: 38735872 | Author: 可难 | Hits:

[Embeded-SCM Developnios_uart

Description: 基于Nios II的串口通信,在quartus的开发环境中进行的实验-based Nios II Serial Communication in quartus development environment for the conduct of the experiment
Platform: | Size: 9630720 | Author: 孙彤 | Hits:

[Embeded-SCM Developsd_audio_aic23

Description: SD卡和AIC23数字音频输出实验, FreeDev Audio Dsp Board采用了TI公司的TVL320AIC23 1、控制接口使用I2C,Quartus中将CS置低(器件地址0011010)。 2、数字音频接口使用了组件FreeDev_aic23,有三种测试和应用 模式,中断结合DMA方式能在NIOS II中采集和发送数据。中断信号 产生于模块中FIFO缓冲区的半满信号,读取数据端口自动清除中断 请求信号。 3、I2C IP 和FreeDev_aic23 IP分别在Quartus 工程目录中 4、SD卡读写通过SD_DAT0、SD_CLK、SD_CMD三个PIO信号线用软件 控制时序。 5、该范例读SD卡数据,通过DMA将Buffer数据送到FreeDev_aic23的 FIFO中实现数据播放。 6、SD卡中的数据必须是以48K*16bit保存的采样数据。数据可以通过SD读卡器写入。
Platform: | Size: 13312 | Author: HuFengzhang | Hits:

[Embeded-SCM DevelopCF_NiosII5.0

Description: Compact Flash Support For Nios II 5.0, To download supporting materials for this new Compact Flash support, download the following .zip file, extract to a computer with Quartus II 5.0 & Nios II 5.0 installed, and proceed to use the hardware and/or software examples of your choice to proceed. Additional information is available in the readme.txt document, included in the top-level of the .zip file
Platform: | Size: 1589248 | Author: Robert | Hits:

[Other Embeded programDevelopment_Guide_of_socFPG

Description: socFPGA开发简明教程 教程以非常详细的实例来让初学者了解基于QuartusII和NiosII IDE的FPGA/SOPC开发基本流程。-Concise Guide socFPGA developed a very detailed tutorial with examples to get beginners to understand QuartusII and NiosII IDE based on the FPGA/SOPC development of the basic processes.
Platform: | Size: 1629184 | Author: tian | Hits:

[OtherFPGAQUARTUSII

Description: 很好的FPGA设计教程,主要是quartus II的使用等,包括NIOS!-FPGA design of a good tutorial, mainly the use of quartus II, including the NIOS!
Platform: | Size: 2181120 | Author: cai | Hits:

[Other4_in_1

Description: 骏龙提供的最新quartus8.0的license,包括Quartus II 8.0,NIOS II 8.0(在Quartus II的license里面),DSP Builde 8.0,ModelSim-Altera 6.1g (Quartus II 8.0),新Quartus II的license支持远程桌面访问的功能。-Cytech latest quartus8.0 the license, including the Quartus II 8.0, NIOS II 8.0 (in the Quartus II
Platform: | Size: 332800 | Author: 王网 | Hits:

[OtherCLOCK

Description: 文通过ALTERA公司的quartus II软件,用Verilog HDL语言完成多功能数字钟的设计。主要完成的功能为:计时功能,24小时制计时显示;通过七段数码管动态显示时间;校时设置功能,可分别设置时、分、秒;跑表的启动、停止 、保持显示和清除。-Through the ALTERA company quartus II software, using Verilog HDL language to complete the design of multi-function digital clock. The main function of the completion are: time function, 24-hour time display through the Seven-Segment LED dynamic display time school settings function, can be set hours, minutes, seconds the stopwatch to start, stop, and maintain display and removal.
Platform: | Size: 182272 | Author: 张保平 | Hits:
« 12 3 4 5 6 7 »

CodeBus www.codebus.net