Location:
Search - iv
Search list
Description: 迷宫探路IV(递归算法) -maze Pathfinder IV (recursive algorithm)
Platform: |
Size: 1604 |
Author: 李远志 |
Hits:
Description: 万全慧眼IV专业版用户手册V4_0_2
Platform: |
Size: 2084452 |
Author: wl_ylf@yahoo.com.cn |
Hits:
Description: 迷宫探路IV(递归算法) -maze Pathfinder IV (recursive algorithm)
Platform: |
Size: 2048 |
Author: 李远志 |
Hits:
Description: iv结点读取并转换数据类型，希望对大家有点作用-i do not know
Platform: |
Size: 2089984 |
Author: 孙杰 |
Hits:
Description: 基于Coin3D的Open inventor文件（*.iv）阅读器，也支持打开VRML文件，例如（*.wrl）-Open inventor of Coin3D-based documents (*. iv) reader also supports the open VRML file, such as (*. wrl)
Platform: |
Size: 237568 |
Author: caiguos |
Hits:
Description: MIPS IV Instruction Set,详细讲解了mips iv的指令系统-MIPS IV Instruction Set, detailed account of the instruction set mips iv
Platform: |
Size: 632832 |
Author: marlon |
Hits:
Description: CSM-00472 rev.A SiRFatlasIV Developer Manual 0.1 Release (Preliminary)
keyword: SiRFatlas SiRF atlas IV
Platform: |
Size: 2706432 |
Author: carver |
Hits:
Description: MIPS 指令集，比see mips 更适合用作手册使用-This appendix describes the instruction set architecture (ISA) for the central
processing unit (CPU) in the MIPS IV architecture. The CPU architecture defines
the non-privileged instructions that execute in user mode. It does not define
privileged instructions providing processor control executed by the
implementation-specific System Control Processor. Instructions for the floatingpoint
unit are described in Appendix B.
Platform: |
Size: 632832 |
Author: name |
Hits:
Description: THE FINITE-DIFFERENCE TIME-DOMAIN
(FDTD) PART IV
The Perfectly Matched Layer (PML) Absorbing
Boundary Condition
-THE FINITE-DIFFERENCE TIME-DOMAIN
(FDTD) PART IV
The Perfectly Matched Layer (PML) Absorbing
Boundary Condition
Platform: |
Size: 686080 |
Author: orbachkl |
Hits:
Description: 用美国2611源表进行光电性能IV线的测量并自动计算测量结果和数据管理-The source meter of the United States 2611 Photoelectric Properties of IV-line measurement and automatically calculate measurement results and data management
Platform: |
Size: 166912 |
Author: linyuan |
Hits:
Description: altera 最新的CYCLONE IV的pci-e核的testbench，VHDL源程序。-altera latest CYCLONE IV of the pci-e core testbench, VHDL source code.
Platform: |
Size: 1759232 |
Author: greenpine |
Hits:
Description: 規格:
Key產生規則為密碼內容進行sha1後補上四個0做為Triple DES key
IV值為密碼內容進行sha1後，前8個byte
加密結果以BASE64格式輸出
如果加解密發生錯誤, 應顯示中文化錯誤訊息-Specifications: Key generated content rules sha1 password supplied in the four 0 values as a Triple DES key IV sha1 password content, the first 8 byte encryption results in BASE64 format output error occurs if the encryption and decryption should be displayed in the culture Error message
Platform: |
Size: 67584 |
Author: Willie Huang |
Hits:
Description: Sirf Atlas IV Processor DataSheet
Platform: |
Size: 707584 |
Author: liviu |
Hits:
Description: verilog LCM test , it use Altera cyclone IV GX bord
Platform: |
Size: 110592 |
Author: Lee |
Hits:
Description: 介绍机动目标跟踪以决策为基础方法的外文文献-A Survey of Maneuvering Target Tracking—Part IV:Decision-Based Methods
Platform: |
Size: 169984 |
Author: chenbin |
Hits:
Description: 关于模拟纳米粒子自组装系统的I-V曲线matlab-matlab code for Self-assembly of nanoparticles on the simulated IV curve of the system
Platform: |
Size: 11264 |
Author: 谭仁兵 |
Hits:
Description: Source code for part IV of introduction to 3d game programming with directX 9
Platform: |
Size: 679936 |
Author: yeaaa |
Hits:
Description: 由于altera公司的CRC生成和校验模块不支持本系统使用的Cyclone IV E系列FPGA，因此本文独立设计了CRC模块。该模块的接口与altera公司的CRC模块接口基本一致，能够对16位输入的数据流进行CRC校验码生成和校验。本文采用CRC-CCITT生成项，其表达式为：X16+X12+X5+X0。本模块需要startp信号及endp信号指示数据传输的起始及结束。本模块采用状态机设计，对于数据头和数据尾分别由不同的状态来处理。在本模块中，使用了for循环，这会消耗较多的FPGA资源，但暂时任未发现其他改进的方法。-Because altera company' s CRC generation and checking modules do not support the use of the system Cyclone IV E series FPGA, so this independent design of the CRC module. The module' s interface with the CRC module interface altera' s basically the same, capable of 16-bit input data stream of CRC generation and checking. In this paper, CRC-CCITT generation entry, its expression is: X16+ X12+ X5+ X0. This module requires startp signal and endp signal indicating the start and end of data transmission. This module is a state machine design, and data for the end of the first data were handled by different states. In this module, use the for loop, which consumes more FPGA resources, but temporarily did not find any other ways to improve.
Platform: |
Size: 4096 |
Author: 陈建 |
Hits:
Description: IV值的全称是information value，中文的就是信息量或信息值，其主要作用就是当我们在用决策树或逻辑回归构建分类模型时对变量进行筛选(The full name of IV value is information value. Chinese is information or information value. Its main function is to filter variables when we use decision tree or logistic regression to build classification models.)
Platform: |
Size: 9216 |
Author: 阳仔方
|
Hits:
Description: IV测试 基于labview编程的电压-电流测试系统(IV measurement. Voltage-current testing system based on LabVIEW programming)
Platform: |
Size: 159744 |
Author: 飞来风 |
Hits:
« 12
3
4
5
6
7
8
9
10
...
50
»