Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - fpga lab1

Search list

[Other resource] Lab1_FPGA

Description: lab1——FPGA这个文件中体统了如何如何使用verilog Hdl以及如何使其在FPGA开发板上实现
Platform: | Size: 146766 | Author: 陈轩辕 | Hits:

[VHDL-FPGA-Verilog] Lab1-INTRO

Description: vcs tutorial lab1，very good-vcs tutorial lab1, very good
Platform: | Size: 6144 | Author: 王一木 | Hits:

[VHDL-FPGA-Verilog] Lab1_FPGA

Description: lab1——FPGA这个文件中体统了如何如何使用verilog Hdl以及如何使其在FPGA开发板上实现-lab1- FPGA decency in this document on how to how to use the verilog Hdl and how to make it realize in FPGA development board
Platform: | Size: 146432 | Author: 陈轩辕 | Hits:

[VHDL-FPGA-Verilog] XC4VLX60MB_Lab5_PROM_ISE91

Description: XCVLXMB the board Xilinx SRAM_BASED FPGA design is the main element Pieces, SRAM_BASED the FPGA, the design began to verify the results, may experience many changes, this time as long as the JTAG s DOWNLOAD CABLE with the IMPACT software is continuously recordable BIT file to the FPGA, you can verify the results, such as Lab1 ~ Lab4 are conducted in this manner, the design. But in the end, if required to maintain the final version of the file, you need to first convert through BIT MCS file, then burn the file records to the PROM MCS inside, after the burn is complete, FPGA can set the M0, M1, M2 s pick Pin 000 (ie Mater Slave Mode), so off power after the next boot, FPGA from the PROM auto-complete Confogurtion, In order to keep this file can be permanent.-XCVLXMB the board Xilinx SRAM_BASED FPGA design is the main element Pieces, SRAM_BASED the FPGA, the design began to verify the results, may experience many changes, this time as long as the JTAG' s DOWNLOAD CABLE with the IMPACT software is continuously recordable BIT file to the FPGA, you can verify the results, such as Lab1 ~ Lab4 are conducted in this manner, the design. But in the end, if required to maintain the final version of the file, you need to first convert through BIT MCS file, then burn the file records to the PROM MCS inside, after the burn is complete, FPGA can set the M0, M1, M2' s pick Pin 000 (ie Mater Slave Mode), so off power after the next boot, FPGA from the PROM auto-complete Confogurtion , In order to keep this file can be permanent.
Platform: | Size: 794624 | Author: vkiy | Hits:

[Embeded-SCM Develop] lab1

Description: 本实验主要练习使用Quartus II 9.1软件进行简单的FPGA 的I/O口实验，实验使用的是DE2开发板，使用芯片为EP2C35F672C6。本次实验的重点是掌握Quartus II 进行系统设计的流程、方法及调试技巧，并对DE2开发板的各个引脚的含义及使用有所了解。-This experiment and practice using the Quartus II 9.1 software is a simple FPGA' s I/O port experiments using a DE2 development board, using the chip EP2C35F672C6. The focus of this experiment is to master the Quartus II design flow, methods, and debugging techniques, and each pin DE2 development board understand the meaning and use.
Platform: | Size: 586752 | Author: xjnkasndx | Hits:

[VHDL-FPGA-Verilog] Computer-Architecture-lab1

Description: 计算机组成实验作业1，fpga开发板，verilog语言编写-Composition of experimental computer operating 1, fpga development board, verilog language
Platform: | Size: 67584 | Author: 聪聪 | Hits:

[VHDL-FPGA-Verilog] lab1

Description: F:\FPGA\Spartan 3E开发板的实验例程-开发板实验例程-F: \ the FPGA \ Spartan 3E development board test routines- development board test routines
Platform: | Size: 233472 | Author: zhoujibo | Hits:

[VHDL-FPGA-Verilog] Lab1

Description: FPGA LED. CONNECT TO BOARD SAVE AND IMPLEMENT CODE LEDS WILL LIGHT UP AND BLINK AT A CONSTANT RATE
Platform: | Size: 3232768 | Author: grace | Hits:

[VHDL-FPGA-Verilog] Lab1

Description: Solution Lab1_Part1 FPGA
Platform: | Size: 2799616 | Author: nguyenlean | Hits:

[VHDL-FPGA-Verilog] lab1

Description: 在vivado上测试通过的fpga流水灯(Test the passing FPGA flow lamp on vivado)
Platform: | Size: 2048 | Author: 小晰 | Hits:

[VHDL-FPGA-Verilog] lab1

Description: 使用verilog HDL语言在FPGA上面实现LED闪烁控制，入门的一个基本程序(LED Scintillation control)
Platform: | Size: 4493312 | Author: victorfan2017 | Hits:

CodeBus www.codebus.net