Welcome![Sign In][Sign Up]
Location:
Search - fixpoint divider

Search list

[VHDL-FPGA-Verilogdivider

Description: 此代码用于实现基2的SRT除法器设计,可以实现400MHz以上的32位定点无符号数除法器(除数、被除数和余数均由16位整数和16位小数组成,商由32位整数和16位小数构成,包括源代码和测试文件,可以直接仿真。-This code used to realize the base 2 SRT divider design, you can realize more than 400MHz unsigned 32-bit fixed-point divider number (divisor, dividend and the remainder by the 16-bit integer and 16 fractional composition operators from 32-bit integer and 16 decimal places, including the source code and test files, you can direct simulation.
Platform: | Size: 2048 | Author: 朱秋玲 | Hits:

[Software EngineeringFixpoint-Divider

Description: 定点除法器的设计,关于定点除法器的原理,和设计,以及电路设计-Fixpoint Divider Design
Platform: | Size: 32768 | Author: yanlin | Hits:

CodeBus www.codebus.net