Description: verilog实现，UDP描述带有异步复位的正边沿触发D触发器，test测试通过-verilog achieve, UDP asynchronous reset with a description of the fringe is triggered D flip-flop, test test pass Platform: |
Size: 853 |
Author:seiji |
Hits:
Description: verilog实现，UDP描述带有异步复位的正边沿触发D触发器，test测试通过-verilog achieve, UDP asynchronous reset with a description of the fringe is triggered D flip-flop, test test pass Platform: |
Size: 1024 |
Author: |
Hits:
Description: 带置复位的D触发器的Verilog描述和仿真波形。-Reset the D flip-flop with set of Verilog description and simulation waveforms. Platform: |
Size: 2048 |
Author:李慧静 |
Hits:
Description: verilog实现，UDP描述带有异步复位的正边沿触发D触发器，test测试通过-verilog achieve, UDP asynchronous reset with a description of the fringe is triggered D flip-flop, test test pass Platform: |
Size: 1024 |
Author:Egypti |
Hits:
Description: 带有置位和清零端的边沿D触发器的设计与实现.带有置位和清零端的边沿D触发器的逻辑图，本实验中用Verilog语句来描述。-Design and implementation of an edge D flip-flop with set and reset end. Logic diagrams with edge D flip-flop with set and reset the end of the Verilog statement, used in this experiment to describe. Platform: |
Size: 167936 |
Author:penglx1803 |
Hits:
Description: verilog实现，UDP描述带有异步复位的正边沿触发D触发器，test测试通过-verilog achieve, UDP asynchronous reset with a description of the fringe is triggered D flip-flop, test test pass Platform: |
Size: 1024 |
Author:Thegr |
Hits:
Description: Creation of FPGA-based device. circuit represents a simple device, containing D Flip-Flop with optional asynchronous Reset inputs
and AND logic gate Platform: |
Size: 205824 |
Author:Tasko |
Hits:
Search - d flip flop with reset