Welcome![Sign In][Sign Up]
Location:
Search - cpci design

Search list

[Software EngineeringCPCIinterface

Description: 高速数据采集系统设计和CPCI接口研究(硕士论文)-High-speed data acquisition system design and CPCI interface research (master s thesis)
Platform: | Size: 5354496 | Author: 江山 | Hits:

[Embeded-SCM DevelopCPCI6U

Description: compact pci footprint for design,using pads2005 open it ,like you need it !
Platform: | Size: 153600 | Author: csallon | Hits:

[Embeded-SCM DevelopDSPpci

Description: 分布式多DSP系统的CPCI总线接口设计和驱动开发-Distributed multi-DSP system CPCI bus interface design and driver development
Platform: | Size: 146432 | Author: 叶荷壮 | Hits:

[SCMcPCI-8500

Description: PCI总线多功能卡的设计,设计内容包括,4路DA输出,6路模拟输入(0-10V),-PCI bus multi-function card design, design elements include, 4-way DA output, 6-channel analog input (0-10V),
Platform: | Size: 187392 | Author: chendongkui | Hits:

[Program docsatalite-demodulator-design-based-on-SDR

Description: 本文介绍了基于SDR(软件无线电)的新一代卫星宽带解调器,它由CPCI刀片工控服务器、2块中频变频采集卡及4块解调译码卡组成,本文介绍了其基本原理、结构组成、性能参数,阐述了各板卡的具体设计与实现,并给出了部分性能仿真,最后介绍了实现时的技术难点。 -The main idea of SDR is to construt an open and modularized general platform,to carry out all kinds of functions with software,and locate the wideband A/D nearest from the antenna.In this paper,a new kind of satellite wideband demodulator based on SDR,is introduced,which consists of CPCI slice industrial server,2 cards for intermediate frequency convertion and sampletion and 4 cards for demodulation and decoding. The paper still introduces the fundamental,construction and performance parameter of the demodulator,specifies the design and implement of the cards,and provides several simulations.At last,the difficulties is discussed.
Platform: | Size: 277504 | Author: 郭飞 | Hits:

[DSP programasd

Description: DSP处理器的CPCI总线智能采集板设计基于DSP处理器的CPCI总线智能采集板设计-DSP processor board design intelligent collection CPCI bus
Platform: | Size: 418816 | Author: uf2000 | Hits:

[Linux-UnixLinux-driver-development2

Description: 作者:华清远见嵌入式学院。《Linux设备驱动开发详解》(08&09年度畅销榜TOP50)第2章、驱动设计的硬件基础。本章讲解底层驱动工程师必备的硬件基础,给出了嵌入式系统硬件原理及分析方法的全景视图。2.1节讲解微控制器、微处理器、数字信号处理器以及应用于特定领域的处理器各自的特点。2.2节对嵌入式系统中所使用的各类存储器与CPU的接口、应用领域及特点进行了详细讲解。2.3节讲解常见的外设接口与总线的工作方式,包括串口、I2C、USB、以太网接口、ISA、PCI和cPCI等。嵌入式系统硬件电路中经常会使用CPLD和FPGA,2.4节讲解了CPLD和FPGA在电路中的作用。2.5~2.7节讲解实际项目开发过程中硬件分析的方法,包括如何进行原理图分析、时序分析以及如何快速地从芯片手册获取有效信息。2.8节讲解了调试过程中常用仪器、仪表的使用方法,涉及万用表、示波器和逻辑分析仪。-Author: HuaQing vision embedded institute. The Linux device driver development "(08 and 09 sep TOP50) annual list of best-selling chapter 2, drive design hardware foundation. This chapter explaining the bottom drive engineers must hardware foundation, gives the embedded system hardware principle and analysis methods of the panoramic views. Section 2.1 explain micro controller, microprocessor, digital signal processor and the application in particular areas of the processor respective characteristics. Section 2.2 of embedded system used in all kinds of memory and CPU interface, application field and features detailed explanation. Section 2.3 interpretation of common interface and peripherals, including bus way of working serial port, the I2C, USB, the Ethernet interface, ISA, PCI and cPCI, etc. The embedded system hardware circuit we often use CPLD and FPGA, section 2.4 explained CPLD and FPGA in a circuit ?
Platform: | Size: 866304 | Author: 华清远见 | Hits:

[Software EngineeringDesignCPCIanalogonFPGA

Description: 本文实现了8通道的12位D/A模拟输出板卡的设计。该设计是基于FPGA的3U CPCI板卡,可以提供8通道的模拟电压和电流输出,各路电压输出范围可以配置成0~5V、0~10V、-5~5V或-10V~10V,各路输出电流可以配置成4~20mA、0~20mA或0~24mA。本设计摒弃了常规的CPCI接口芯片,采用FPGA十PCI IP CORE的设计方案,大幅度提高了系统的集成度和调试速度,缩短了系统的开发周期。方案使用专门的WDM (windows driver model)开发工具Driver Studio,成功实现了内核模式驱动开发的设计目标。-This realization of the 8-channel 12-bit D/A analog output board design. The design is FPGA-based 3U CPCI board, provides 8 channels of analog voltage and current output, and the brightest output voltage range can be configured as 0 ~ 5V, 0 ~ 10V,-5 ~ 5V or-10V ~ 10V, the brightest output current can be configured as 4 ~ 20mA, 0 ~ 20mA or 0 ~ 24mA. The design abandoned the conventional CPCI interface chip, an FPGA ten PCI IP CORE design, greatly improving system integration and debugging speed, shorten system development cycle. Program using a special WDM (windows driver model) development tool Driver Studio, successfully developed a kernel-mode driver design goals.
Platform: | Size: 130048 | Author: 反对撒 | Hits:

[Otherpci-compiler-user-guide

Description: 基于IP核的CPCI总线的设计与实现,CPCI总线设计应用手册,32位CPCI总线应用手册-Design and implementation of CPCI bus-based IP core, CPCI bus design application notes, 32-bit CPCI bus Application Notes
Platform: | Size: 2395136 | Author: 田雨 | Hits:

[SCMCPCI标准规范中文版

Description: PC设计的3U,6U的工程介绍,3U,6U板的区别的尺寸以及实际应用,设计要求等。(PC designed 3U, 6U's engineering introduction, 3U, 6U board size and actual application, design requirements and so on.)
Platform: | Size: 961536 | Author: 血色的维纳斯 | Hits:

CodeBus www.codebus.net