Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - convolution code in verilog

Search list

[Compress-Decompress algrithms] 601792346200732319490634862

Description: jpeg压缩中的DCT蝶型算法verilog代码-jpeg DCT compression algorithm verilog code BUTTERFLY
Platform: | Size: 5120 | Author: wuguanying | Hits:

[source in ebook] RSencode

Description: 包含RS（10，8）的verilog源程序，加法器的verilog源程序，卷积码的verilog源程序-Contains RS (10,8) of the Verilog source code, the Verilog source code adder, convolution of the Verilog source code
Platform: | Size: 1024 | Author: bai | Hits:

[Other] interleaver

Description: This is a convolutional interleaver code written in verilog, the ram is sram with ram_ncs, ram_nwe, ram_noe characters.
Platform: | Size: 2048 | Author: tomsontiger | Hits:

[Communication] conv_vhdl

Description: 用Verilog实现卷积码（2，1，2）的编码器，采用状态机来完成在modelsim下的仿真-Verilog implementation using convolution code (2,1,2) encoder, using a state machine to complete the modelsim simulation under the
Platform: | Size: 1024 | Author: 吴雪 | Hits:

[matlab] Easy-convolution-Verilog-file

Description: convolution code for beginers in the field of communication
Platform: | Size: 106496 | Author: Jacknapes | Hits:

[Software Engineering] rs_code

Description: 本文在介绍卷积码原理和描述方式的基础上以1/2卷积码为例重点详细阐述了基于Verilog HDL 的卷积码的编器的设计-This paper introduced the convolution code on the principles and methods described in 1/2 convolutional code as an example focuses elaborated convolution based on Verilog HDL code compiled Design
Platform: | Size: 171008 | Author: tianhongliang | Hits:

[VHDL-FPGA-Verilog] conv_encoder(rate=1_2)

Description: 这是用ISE编写的verilog语言1/2码率的卷积编码的代码-It is written in verilog language ISE convolution coding rate 1/2 code
Platform: | Size: 1711104 | Author: 陈磊 | Hits:

[VHDL-FPGA-Verilog] convolution

Description: This the code for the convolutional and the test bench for this in the verilog code.-This is the code for the convolutional and the test bench for this in the verilog code.
Platform: | Size: 1024 | Author: rion | Hits:

[VHDL-FPGA-Verilog] convolution

Description: Source code for convolution of two complex number is written in Verilog language
Platform: | Size: 1024 | Author: bcd | Hits:

CodeBus www.codebus.net