Welcome![Sign In][Sign Up]
Location:
Search - control unit designing in cpu

Search list

[VHDL-FPGA-Verilogcontrolunit

Description: CPU设计中的controlunit源码,其中附带了时序仿真。通过Sequencing Logic 产生 control_signals,具体的信号可在controlsignal.mif文件中直接修改。 -CPU design controlunit source, which comes with timing simulation. Sequencing Logic generated through control_signals, specific signals can directly modify the controlsignal.mif document.
Platform: | Size: 328704 | Author: ck | Hits:

CodeBus www.codebus.net