Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Xilinx Virtex

Search list

[Embeded-SCM Develop] Ch2_Virtex_arch

Description: xilinx virtex architecture
Platform: | Size: 129024 | Author: flight_bai | Hits:

[Windows Develop] Ch3_fpga_design

Description: xilinx virtex fpga
Platform: | Size: 53248 | Author: flight_bai | Hits:

[Windows Develop] Ch5_Constraint

Description: xilinx virtex constraint
Platform: | Size: 494592 | Author: flight_bai | Hits:

[Embeded-SCM Develop] Ch6_Floorplanner

Description: xilinx virtex floorprint
Platform: | Size: 729088 | Author: flight_bai | Hits:

[Documents] V4_FX_Mini_Module

Description: xilinx的嵌入式开发xps，virtex-4的mini开发板手册-Xilinx Embedded Development xps, Virtex-4 mini manual development board
Platform: | Size: 194560 | Author: 王前 | Hits:

[Software Engineering] Virtex.files

Description: 在FPGA系统设计中，要达到性能最大化需要平衡具有混合性能效率的元器件，包括逻辑构造(fabric)、片上存储器、DSP和I/O带宽。在本文中，我将向你解释怎样能在追求更高系统级性能的过程中受益于Xilinx® 的Virtex™ -5 FPGA构建模块，特别是新的ExpressFabric™ 技术。以针对逻辑和算术功能的量化预期性能改进为例，我将探究ExpressFabric架构的主要功能。基于实际客户设计的基准将说明Virtex-5ExpressFabric技术性能平均比前一代Virtex-4 FPGA要高30％。-in FPGA system design to achieve maximum performance with the need to balance the efficiency of the mixed performance components including logical structure (fabric), on-chip memory, DSP and I/O bandwidth. In this article, I will explain how you can in the pursuit of higher system-level performance of the process to benefit from Xilinx
Platform: | Size: 97280 | Author: yaoming | Hits:

[VHDL-FPGA-Verilog] labsolutions

Description: Xilinx的培训教程的源码 virtex-Xilinx training guides source virtex
Platform: | Size: 14724096 | Author: jihuijie | Hits:

[VHDL-FPGA-Verilog] ml405_schematics

Description: Xilinx Virtex 4 ML405开发平台的原理图 设置引脚文件的时候可以用到 -Xilinx Virtex 4 ML405 development platform schematic pin settings file can be used when
Platform: | Size: 521216 | Author: 马亮 | Hits:

[VHDL-FPGA-Verilog] Xilinx

Description: Xilinx可编程逻辑器件的高级应用与设计技巧 全面介绍Xilinx的CoolRunnerII Spartan-3 Virtex-II VirtexII pro等器件的结构特性，以及ISE6及其辅助设计工具。 -Xilinx programmable logic devices and design techniques for advanced applications a comprehensive introduction to Xilinx s CoolRunnerII Spartan-3 Virtex-II VirtexII pro, such as the structural characteristics of the device, as well as its ISE6-aided design tools.
Platform: | Size: 41021440 | Author: 胡赟星 | Hits:

[Other Embeded program] ML401_ML402_ML403_ML405

Description: xilinx Virtex-4 fpga开发板（ML402,ML403等）的使用入门手册-xilinx Virtex-4 fpga development board [ML402, ML403, etc.] Getting Started Manual
Platform: | Size: 596992 | Author: JET | Hits:

[VHDL-FPGA-Verilog] verilogcode

Description: 这是用于xilinx virtex-2 pro产品的误码仪方案verilog HDL代码-verilog code for bit-error rate tester
Platform: | Size: 41984 | Author: 时国美 | Hits:

[Linux-Unix] Virtex_II_Pro_LINUX

Description: 在XILINX Virtex-II Pro Development Board开发板上移植LINUX系统-Porting MontaVista Linux to the XUP Virtex-II Pro Development Board
Platform: | Size: 3467264 | Author: horse | Hits:

[VHDL-FPGA-Verilog] ddr_sdr_V1_1

Description: DDR控制器 - 用XILINX Virtex II FPGA实现 - 使用DDR MT46V16M16作为仿真模型 - 通用化-DR SDRAM Controller Core - has been designed for use in XILINX Virtex II FPGAs - works with DDR SDRAM Device MT46V16M16 without changes - may be easily adapted to any other DDR SDRAM device
Platform: | Size: 37888 | Author: jordanliang | Hits:

[File Format] Advanced-Xilinx-FPGA

Description: Advanced Xilinx FPGA Design with ISE Objectives Describe Virtex™ -II advanced architectural features and how they can be used to improve performance • Create and integrate cores into your design flow using the CORE Generator™ System • Describe the different ISE options available and how they can be used to improve performance • Describe a flow for obtaining timing closure with Advance Timing Constraints • Use FloorPlanner to improve timing • Reduce implementation time with Incremental Design Techniques and Modular Design Techniques • Reduce debugging time with FPGA Editor • On-Chip Verification with ChipScope Pro-Advanced Xilinx FPGA Design with ISE Objectives Describe Virtex™ -II advanced architectural features and how they can be used to improve performance • Create and integrate cores into your design flow using the CORE Generator™ System • Describe the different ISE options available and how they can be used to improve performance • Describe a flow for obtaining timing closure with Advance Timing Constraints • Use FloorPlanner to improve timing • Reduce implementation time with Incremental Design Techniques and Modular Design Techniques • Reduce debugging time with FPGA Editor • On-Chip Verification with ChipScope Pro
Platform: | Size: 10615808 | Author: rakesh | Hits:

[Other] 226492_XILINX_VIRTEX-5

Description: xilinx FPGA virtex 5 data sheet
Platform: | Size: 463872 | Author: ly | Hits:

[VHDL-FPGA-Verilog] Virtex2_Manual

Description: Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.
Platform: | Size: 3571712 | Author: marcus choi | Hits:

[VHDL-FPGA-Verilog] virtex_5_user_guide

Description: xilinx FPGA virtex-5系列FPGA器件手册-the user s guide for the xilinx virtex-5 fpga.
Platform: | Size: 4847616 | Author: 李伟 | Hits:

[Embeded-SCM Develop] Virtex-5EMAC

Description: This application note describes a system using the Virtex™ -5 Embedded Tri-Mode Ethernet MAC (Ethernet MAC) Wrapper core on a Xilinx Virtex-5 ML505 development board. The system provides an example of how to integrate the Virtex-5 Embedded Tri-Mode Ethernet MAC and the Virtex-5 Embedded Tri-Mode Ethernet MAC wrapper using a hardware design to target the development board, and a PC-based Graphical User Interface (GUI) to control the demonstration platform.-This application note describes a system using the Virtex ™ -5 Embedded Tri-Mode Ethernet MAC (Ethernet MAC) Wrapper core on a Xilinx Virtex-5 ML505 development board. The system provides an example of how to integrate the Virtex-5 Embedded Tri- Mode Ethernet MAC and the Virtex-5 Embedded Tri-Mode Ethernet MAC wrapper using a hardware design to target the development board, and a PC-based Graphical User Interface (GUI) to control the demonstration platform.
Platform: | Size: 492544 | Author: zhang | Hits:

[VHDL-FPGA-Verilog] ds112

Description: xilinx Virtex-4简介 三个系列 - LX/SX/FX - Virtex-4 LX：高性能逻辑应用解决方案 - Virtex-4 SX：高性能数字信号处理 (DSP) 应用解决方案 - Virtex-4 FX：高性能全功能嵌入式平台应用解决方案-Virtex-4 Family Overview
Platform: | Size: 111616 | Author: corez | Hits:

[VHDL-FPGA-Verilog] Virtex-5--user-manuals-chineses

Description: xilinx virtex-5 中文用户手册 介绍了virtex5 的内部结构 功能和使用示例 完整清晰 -Chinese virtex5 user manual describes the function and use of the internal structure of an example of complete and clear
Platform: | Size: 4892672 | Author: 陈昊昌 | Hits:
« 12 3 4 5 6 »

CodeBus www.codebus.net