Description: 占用资源少的verilog HDL uart接口;采用固定波特率115200,可以修改程序中的分频来修改波特率,模式为1个启始位,8位数据位,1个停止位;带1字节缓存;当缓存空时输出空信号-Occupy fewer resources verilog HDL uart interface adopted a fixed baud rate of 115200, can modify the procedure to modify the baud rate frequency, the model of a start bit, 8 data bits, 1 stop bit with one word section of the cache when the cache empty space-time output signal Platform: |
Size: 2048 |
Author:张诚 |
Hits:
Description: verilog TLC549AD采样程序 ,速度200K,在LED和数码管上显-verilog TLC549AD sampling procedures, the speed of 200K, in the LED and digital tube significantly Platform: |
Size: 1024 |
Author:张建中 |
Hits:
Description: 基于verilog HDL开发的ADC tlc549程序控制,已经调试通过。-Based verilog HDL developed ADC tlc549 control program has been adopted debugging. Platform: |
Size: 499712 |
Author:lwb |
Hits: