Location:
Search - IEEE 1149.1
Search list
Description: 高性能、低功耗的8 位AVR® 微处理器
• 先进的RISC 结构，JTAG 接口( 与IEEE 1149.1 标准兼容)-high performance, low power AVR 8
Platform: |
Size: 2806052 |
Author: 丫倪儿 |
Hits:
Description: OPEN-JTAG ARM JTAG 測試原理
1 前言
本篇報告主要介紹ARM JTAG測試的基本原理。基本的內容包括了TAP (TEST ACCESS PORT) 和BOUNDARY-SCAN ARCHITECTURE的介紹，在此基礎上，結合ARM7TDMI詳細介紹了的JTAG測試原理。
2 IEEE Standard 1149.1 - Test Access Port and Boundary-Scan Architecture
從IEEE的JTAG測試標準開始，JTAG是JOINT TEST ACTION GROUP的簡稱。IEEE 1149.1標準最初是由JTAG這個組織提出，最終由IEEE批准並且標準化，所以，IEEE 1149.1這個標準一般也俗稱JTAG測試標準。
接下來介紹TAP (TEST ACCESS PORT) 和BOUNDARY-SCAN ARCHITECTURE的基本架構。
Platform: |
Size: 287010 |
Author: jakenzhang |
Hits:
Description: JTAG Tools is a software package which enables working with JTAG-aware
(IEEE 1149.1) hardware devices (parts) and boards through JTAG adapter.
Platform: |
Size: 466107 |
Author: pavel |
Hits:
Description: IEEE 1149标准 JTAG,好东东，藏了多年了，-JTAG IEEE 1149 standard, good Dongdong, possession of years, huh
Platform: |
Size: 1091584 |
Author: |
Hits:
Description: 高性能、低功耗的8 位AVR® 微处理器
• 先进的RISC 结构，JTAG 接口( 与IEEE 1149.1 标准兼容)-high performance, low power AVR 8
Platform: |
Size: 2805760 |
Author: 丫倪儿 |
Hits:
Description: IEEE 1149 标准 JTAG 原文 -The original IEEE 1149 standard JTAG
Platform: |
Size: 1080320 |
Author: Tristan |
Hits:
Description: JTAG是一种所谓的边界扫描技术，即IEEE1149.1。本文将对JTAG的工作原理及打印口工作原理作简要介绍-JTAG is a so-called boundary-scan techniques, namely the IEEE1149.1. In this paper the working principle of JTAG LPT brief working principle
Platform: |
Size: 34816 |
Author: Tristan |
Hits:
Description: OPEN-JTAG ARM JTAG 測試原理
1 前言
本篇報告主要介紹ARM JTAG測試的基本原理。基本的內容包括了TAP (TEST ACCESS PORT) 和BOUNDARY-SCAN ARCHITECTURE的介紹，在此基礎上，結合ARM7TDMI詳細介紹了的JTAG測試原理。
2 IEEE Standard 1149.1 - Test Access Port and Boundary-Scan Architecture
從IEEE的JTAG測試標準開始，JTAG是JOINT TEST ACTION GROUP的簡稱。IEEE 1149.1標準最初是由JTAG這個組織提出，最終由IEEE批准並且標準化，所以，IEEE 1149.1這個標準一般也俗稱JTAG測試標準。
接下來介紹TAP (TEST ACCESS PORT) 和BOUNDARY-SCAN ARCHITECTURE的基本架構。
-OPEN-JTAG ARM JTAG Test Principle 1 Introduction This report introduces the ARM JTAG test the basic principles. Basic elements include TAP (TEST ACCESS PORT) and BOUNDARY-SCAN ARCHITECTURE introduction On this basis, the combination of ARM7TDMI detailed introduction of the JTAG test principle. 2 IEEE Standard 1149.1- Test Access Port and Boundary-Scan Architecture from the IEEE standard JTAG test began, JTAG is the JOINT TEST ACTION GROUP abbreviation. IEEE 1149.1 standard was originally proposed by JTAG this organization, and ultimately approved by the IEEE and standardization, therefore, IEEE 1149.1 standard generally known as the JTAG test standard. Introduce the next TAP (TEST ACCESS PORT) and BOUNDARY-SCAN ARCHITECTURE basic structure.
Platform: |
Size: 286720 |
Author: jakenzhang |
Hits:
Description: JTAG Tools is a software package which enables working with JTAG-aware
(IEEE 1149.1) hardware devices (parts) and boards through JTAG adapter.
Platform: |
Size: 465920 |
Author: pavel |
Hits:
Description: JTAG Tools is a software package which enables working with JTAG-aware (IEEE 1149.1) hardware devices (parts) and boards through JTAG adapter.
This package has open and modular architecture with ability to write miscellaneous extensions (like board testers, flash memory programmers, and so on).
JTAG Tools package is free software, covered by the GNU General Public License, and you are welcome to change it and/or distribute copies of it under certain conditions. There is absolutely no warranty for JTAG Tools. Please read COPYING file for more info. -JTAG Tools is a software package which enables working with JTAG-aware (IEEE 1149.1) hardware devices (parts) and boards through JTAG adapter.
This package has open and modular architecture with ability to write miscellaneous extensions (like board testers, flash memory programmers, and so on).
JTAG Tools package is free software, covered by the GNU General Public License, and you are welcome to change it and/or distribute copies of it under certain conditions. There is absolutely no warranty for JTAG Tools. Please read COPYING file for more info.
Platform: |
Size: 957440 |
Author: asdf |
Hits:
Description: The ATF1502BE device is an In-System Programming (ISP) device. It uses the industry-standard
4-pin JTAG interface (IEEE Std. 1149.1), and is fully compliant with JTAG’s Boundary-scan
Description Language (BSDL).
Platform: |
Size: 419840 |
Author: vonous |
Hits:
Description: JTAG Tools is a software package which enables working with JTAG-aware
(IEEE 1149.1) hardware devices (parts) and boards through JTAG adapter
Platform: |
Size: 304128 |
Author: Jose |
Hits:
Description: IEEE std 1149.1-2001总线相关资料，是英文的。-1149.1 bus-related information is in English.
Platform: |
Size: 1080320 |
Author: sunjianing |
Hits:
Description: JTAG(Joint Test Action Group，联合测试行动小组)是1985年制定的检测PCB和IC芯片的一个标准，1990年被修改后成为IEEE的一个标准，即IEEE1149.1-1990。IEEE 1149.1标准就是由JTAG这个组织最初提出的，最终由IEEE批准并且标准化的。所以，这个IEEE 1149.1这个标准一般也俗称JTAG调试标准。
Platform: |
Size: 187392 |
Author: cdm |
Hits:
Description: JTAG(Joint Test Action Group；联合测试行动小组)是一种国际标准测试协议（IEEE 1149.1兼容），主要用于芯片内部测试。
Platform: |
Size: 10240 |
Author: 王敏 |
Hits:
Description: 1.1 Compliant with IEEE 1149.1
1.2 Support mandatory BYPASS, SAMPLE/PRELOAD, EXTEST instructions
1.3 Support user register connection beetween TDI-TDO
1.4 Boundary-scan register consist of cell type BC_1
Platform: |
Size: 2048 |
Author: scnn86 |
Hits:
Description: 这篇文章主要介绍 ARM JTAG 调试的基本原理。 基本的内容包括了 TAP (TEST ACCESS PORT) 和 BOUNDARY-SCAN ARCHITECTURE 的介绍， 在此基础上， 结合 ARM7TDMI 详细介绍了的 JTAG 调试原理。(OPEN-JTAG Development Group.)
Platform: |
Size: 462848 |
Author: ZhouGuofei
|
Hits: