Description: 详细的介绍的通过DSP编写滤波器的过程，图形并茂，非常好的资料，希望与大家共享，共同进步,超棒的资料-Detail the preparation of the filter through the process of DSP, graphics and Mao, very good information, I hope to share with you and common progress, great information Platform: |
Size: 247808 |
Author:爷们 |
Hits:
Description: ABSTRACT:
Low power consumption and smaller area are some of the most important criteria for the
fabrication of DSP systems and high performance systems. Optimizing the speed and
area of the multiplier is a major design issue. However, area and speed are usually
conflicting constraints so that improving speed results mostly in larger areas. In our
project we try to determine the best solution to this problem by comparing a few
multipliers.
This project presents an efficient implementation of high speed multiplier using the shift
and add method, Radix_2, Radix_4 modified Booth multiplier algorithm. In this project
we compare the working of the three multiplier by implementing each of them separately
in FIR filter. Platform: |
Size: 379904 |
Author:phitoan |
Hits:
Description: ynthesizable FIR filters in VHDL with a focus on optimal mapping to Xilinx DSP slices. This repository contains a transposed direct form, systolic form for single-rate FIR filters and a custom parallel polyphase FIR decimating filter. The VHDL has been synthesized with Xilinx Vivado 2015.1 to confirm the correct DSP cascade chain is inferred. Platform: |
Size: 37888 |
Author:Abkoti |
Hits:
Search - FIR FILTER DSP VHDL