Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - CY7C68013 fifo

Search list

[USB develop] FX2-Slave-FIFO

Description: 这是基于CY7C68013芯片，工作于slave FIFO模式的数据传输的程序。包括USB固件程序的程序框架和传输功能实现程序。
Platform: | Size: 17168 | Author: 张梓剑 | Hits:

[SourceCode] CY7C68013读写FIFO源代码

Description: CY7C68013读写FIFO源代码（Verilog）,已测试
Platform: | Size: 4866 | Author: ranyq1143 | Hits:

[SCM] bulksrc

Description: 毕业课题部分程序： CY7C68013 Bulk IN 68013工作在AUTO IN模式，16位总线 SLAVE FIFO.MASTER是 ADI BF533。-Graduated from some of the procedures subject: CY7C68013 Bulk IN 68013 work in the AUTO IN mode, 16-bit bus SLAVE FIFO.MASTER is ADI BF533.
Platform: | Size: 55296 | Author: 张衡 | Hits:

[Other Embeded program] USB2.0_Slave_FIFO_Sync

Description: This a CY7C68013 (USB2.0 Chip) Configuration example for Slave FIFO Mode with Sync Signal.
Platform: | Size: 121856 | Author: MyName | Hits:

[Other Embeded program] USB2.0_Slave_FIFO_ASync

Description: This an USB2.0 chip CY7C68013 Configuraion Example for Slave FIFO mode with "async" mode.
Platform: | Size: 123904 | Author: MyName | Hits:

[USB develop] FX2-Slave-FIFO

Description: 这是基于CY7C68013芯片，工作于slave FIFO模式的数据传输的程序。包括USB固件程序的程序框架和传输功能实现程序。-This is based on the CY7C68013 chip, working in slave FIFO mode data transfer procedure. Including USB firmware framework of the procedure and transfer function realization procedures.
Platform: | Size: 17408 | Author: 张梓剑 | Hits:

[SCM] 1

Description: 本设计采用Cypress公司支持USB2.0协议标准的EZ-USB FX2系列之CY7C68013芯片作为帧同步信号发送器的USB接口芯片，在uVision2开发环境下利用Keil C51完成了满足帧同步信号发送器基本要求的固件设计，具体采用了批量传输方式、大端点三缓冲设置、定时器中断方式的同步脉冲和数据的发送、软FIFO方式数据存放以及I2C总线下的LED显示等技术，最后协助编写USB底层驱动程序实现了固件自动下载。经过测试，所设计的帧同步信号发送器基本达到了课题所要求的基本原理性设计与验证。 -This design uses Cypress supports USB2.0 protocol standards of EZ-USB FX2 Series CY7C68013 chip as a frame synchronization signal transmitter of the USB interface chip, in uVision2 development environment using Keil C51 completed a frame synchronization signal to meet the basic requirements of transmitter firmware design, specific use of a bulk transfer mode, the endpoint buffer three settings, the timer interrupt the sync pulse and data transmission, soft FIFO mode and the I2C bus data repository under the LED display technology, assist in the preparation of the final bottom USB driver to achieve the firmware is automatically downloaded. After testing, the design of frame synchronization signal transmitter basic subjects required to achieve the basic principles of design and verification.
Platform: | Size: 603136 | Author: xmuyfng | Hits:

[USB develop] firmware

Description: CY7C68013A传输视频数据时的FIRMWARE，使使用SLAVE FIFO模式-CY7C68013A video data at the time of transmission FIRMWARE, so that the use of SLAVE FIFO mode
Platform: | Size: 163840 | Author: emma | Hits:

[Program doc] HighspeedUSBdatacollectionsystem

Description: 本文将介绍基于EZ-USB FX2系列CY7C68013芯片的高速数据采集系统的设计，该系统具有限幅保护功能，固件和驱动程序的编写简便，能够完成对数据的高速采集和传送。 -This article will introduce based on the EZ-USB FX2 Series CY7C68013 chip high-speed data acquisition system design, the system has a limiter protection, firmware and drivers to prepare simple, able to complete high-speed data acquisition and transmission.
Platform: | Size: 46080 | Author: 盗匪 | Hits:

[SCM] EZ_USB_FX2_GPIF_Primer_Design_Files

Description: cy7c68013 固件开发针对GPIF接口的编程技巧-CY7C68013 firmware development GPIF interface for programming skills
Platform: | Size: 150528 | Author: xu | Hits:

[ARM-PowerPC-ColdFire-MIPS] Slave_FIFO_ep2out_16bit

Description: 用Keil C语言编写的EZ-USB CyC768013芯片 slave FIFO模式的固件程序-Keil C language using the EZ-USB CyC768013 chip slave FIFO mode firmware
Platform: | Size: 70656 | Author: 蔡白银1 | Hits:

[VHDL-FPGA-Verilog] 68013FIFOIN

Description: Verilog HDL 编写的CY7C68013 SLAVE FIFO接口程序，实际测试可用。可以直接跟上位机连接，传输数据。-Verilog HDL prepared CY7C68013 SLAVE FIFO interface program, the actual test can be used. Keep pace with the digital machine can be directly connected to transmit data.
Platform: | Size: 664576 | Author: huanghui | Hits:

[VHDL-FPGA-Verilog] usbin_v1.7

Description: 用于cy7c68013与fpga的从FIFO通讯.版本1.7-For the CY7C68013 and FPGA communications from the FIFO. Version 1.7
Platform: | Size: 2048 | Author: | Hits:

[Program doc] 68013_SlaveFIFO

Description: cy7c68013工作在SLAVE FIFO下的FPGA源代码，已经通过，Verilog编写-cy7c68013 slave fifo mode code ,written by hard ware language
Platform: | Size: 2151424 | Author: 杨瑞 | Hits:

[Windows Develop] usb2.0

Description: usb2.0的传输的固件程序，驱动和主机程序的源码，usb芯片为cy7c68013 fifo模式-usb2.0 slove
Platform: | Size: 5550080 | Author: song | Hits:

[Embeded-SCM Develop] fw

Description: cy7c68013 FIFO 例子 高速读FIFO，速度达到43M，已测试-cy7c68013 FIFO examples of high-speed read FIFO, speed of 43M, have been tested
Platform: | Size: 137216 | Author: lanyin | Hits:

[USB develop] FX2-Slave-FIFO

Description: 最常用的USB数据采集系统 CY7C68013 SLAVE FIFO 模式 不需要修改，已验证过-The most common USB data acquisition system CY7C68013 SLAVE FIFO mode does not change, has been verified
Platform: | Size: 66560 | Author: 高亮 | Hits:

[VHDL-FPGA-Verilog] Verilog_CY7C68013-SLAVE-FIFO

Description: 用VERILOG 编写 CY7C68013 usb数据采集SLAVE FIFO模式驱动程序 ，已验证过-Prepared with the VERILOG CY7C68013 usb data acquisition SLAVE FIFO mode driver, has proven
Platform: | Size: 667648 | Author: 高亮 | Hits:

[SCM] cy7c68013-Slave-FIFO

Description: cy7c68013 slave fifo fw
Platform: | Size: 17408 | Author: lgw21 | Hits:

[VHDL-FPGA-Verilog] fifo

Description: cy7c68013 fifo代码，可实现in配置-cy7c68013 fifo code can be realized in the configuration
Platform: | Size: 3072 | Author: dingxing | Hits:
« 12 3 »

CodeBus www.codebus.net