Search - 68013 verilog

[VHDL-FPGA-Verilog] CY7c68013_fpga_write_sram

Description: FPGA将从CY7C68013读到的数写入SRAM-FPGA will read a few CY7C68013 write SRAM
Platform: | Size: 286720 | Author: 简 | Hits:

[Other Embeded program] USB2.0_Slave_FIFO_ASync

Description: This an USB2.0 chip CY7C68013 Configuraion Example for Slave FIFO mode with "async" mode.
Platform: | Size: 123904 | Author: MyName | Hits:

[VHDL-FPGA-Verilog] 68013FIFOIN

Description: Verilog HDL 编写的CY7C68013 SLAVE FIFO接口程序，实际测试可用。可以直接跟上位机连接，传输数据。-Verilog HDL prepared CY7C68013 SLAVE FIFO interface program, the actual test can be used. Keep pace with the digital machine can be directly connected to transmit data.
Platform: | Size: 664576 | Author: huanghui | Hits:

[Program doc] 68013_SlaveFIFO

Description: cy7c68013工作在SLAVE FIFO下的FPGA源代码，已经通过，Verilog编写-cy7c68013 slave fifo mode code ,written by hard ware language
Platform: | Size: 2151424 | Author: 杨瑞 | Hits:

[USB develop] USB_CY7C68013_firmware_Verilog

Description: USB_CY7C68013_固件程序+FPGA测试Verilog程序-USB_CY7C68013_ Firmware+ FPGA test procedure Verilog
Platform: | Size: 199680 | Author: 天空 | Hits:

[Other] 68013

Description: 介绍了此控制器与FPGA接口的控制和HDL (硬件描述语言)实现方法。利用CY7C68013控制器的 Slave F IFO从机方式,用Verilog HDL在FPGA中产生相应的控制信号,实现对数据的快速读写。试验结果表明此方案传输速度快、数据准确,可扩展到其他需要通过USB进行快速数据传输的系统中-This paper describes the controller and the FPGA interface to control and HDL (hardware description language) implementations. Use CY7C68013 controller Slave F IFO slave mode, using Verilog HDL in the FPGA generate a corresponding control signal to achieve fast read and write data. The results show that this program transmission speed, accurate data can be expanded to other needs through the USB for fast data transfer system
Platform: | Size: 365568 | Author: 余岳衡 | Hits:

[VHDL-FPGA-Verilog] CY7C68013

Description: USB2.0的Verilog实现，含有完整的FPGA代码-Use Verilog to implement the USB2.0 protcol
Platform: | Size: 600064 | Author: XCP | Hits:

[VHDL-FPGA-Verilog] xtp051_sp601_schematics

Description: Xilinx公司最新的Spartan 6系列FPGA所用的开发板电路图，详尽包括了电源、IO、外设、USB等部分的内容，极具有参考价值，另外还有一个USB芯片 68013所使用的HEX文件可供下载-Xilinx' s new Spartan 6 Series FPGA development board used in circuit detail, including the power, IO, peripherals, USB and some other content, most with a reference value, in addition to a USB chip, 68013 using HEX file available for download
Platform: | Size: 311296 | Author: Frank | Hits:

[VHDL-FPGA-Verilog] USB_LOOP

Description: 该Verilog程序基于USB芯片68013,FPGA50T,实现了两台电脑之间使用两个68013和一个FPGA50T来通信-Verilog program is based on the USB chip 68013, FPGA50T, realized between two computers using two 68013 and one FPGA50T to communicate
Platform: | Size: 2048 | Author: zero | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] CY7c68013_fpga_write_sram

[Other Embeded program] USB2.0_Slave_FIFO_ASync

[VHDL-FPGA-Verilog] 68013FIFOIN

[Program doc] 68013_SlaveFIFO

[USB develop] USB_CY7C68013_firmware_Verilog

[Other] 68013

[VHDL-FPGA-Verilog] CY7C68013

[VHDL-FPGA-Verilog] xtp051_sp601_schematics

[VHDL-FPGA-Verilog] USB_LOOP

[VHDL-FPGA-Verilog] FPGA-usb-control

[VHDL-FPGA-Verilog] 68013iologic

[VHDL-FPGA-Verilog] fwPVerlilog

[VHDL-FPGA-Verilog] 20131010-code

[Software Engineering] 68013

CodeBus www.codebus.net