Welcome![Sign In][Sign Up]
Location:
Search - 32 bit alu verilog

Search list

[Other resourcealu_32_bit

Description: verilog 32-bit ALU-verilog 32-bit ALU
Platform: | Size: 2286 | Author: qwasqwas | Hits:

[VHDL-FPGA-Verilogalu_32_bit

Description: verilog 32-bit ALU-verilog 32-bit ALU
Platform: | Size: 2048 | Author: qwasqwas | Hits:

[Software Engineering07302529

Description: 计算机组成原理实验(MAX PLUS) 1.ALU设计 2.MEM设计 3.32位2选1选择器-Principles of Computer Organization Experiment (MAX PLUS) 1.ALU design 2.MEM design 3.32 2 election 1 selector
Platform: | Size: 244736 | Author: 翁浩达 | Hits:

[VHDL-FPGA-Verilogalu

Description: 这是32位alu的代码,使用verilog写的,包含了简单的运算功能-This is a 32-bit alu code, use verilog to write, and includes a simple arithmetic functions
Platform: | Size: 1024 | Author: 杨恋 | Hits:

[VHDL-FPGA-Verilogalu_32_bit

Description: 一个Verilog语言写的32位ALU的源码。-A language written in Verilog source code for a 32-bit ALU.
Platform: | Size: 2048 | Author: sunny | Hits:

[VHDL-FPGA-VerilogALUALUcontrol

Description: 实现32位的ALU,使其能够支持基本的指令。用Verilog HDL语言或VHDL语言来编写,实现ALU及ALU控制器。 -To achieve 32-bit ALU, so that it can support the basic directives. With the Verilog HDL language or VHDL language to write, implement ALU and the ALU controller.
Platform: | Size: 1060864 | Author: 于伟 | Hits:

[VHDL-FPGA-VerilogALU

Description: verilog硬件仿真,实现32-bit RISC微处理器的算数逻辑单仿真元(ALU),实现加减运算、逻辑运算、移位运算。仿真级别为RTL级。-verilog hardware simulation, to achieve 32-bit RISC microprocessor arithmetic logic one simulation element (ALU), to achieve addition and subtraction operations, logic operations, shift operations. RTL-level simulation level.
Platform: | Size: 3072 | Author: | Hits:

[VHDL-FPGA-Verilogalu

Description: It is 32 bit ALU code in Verilog HDL programming Language
Platform: | Size: 1024 | Author: srikanth | Hits:

[VHDL-FPGA-VerilogVeriRISC_CPU_Verilog

Description: Verilog硬件描述语言实现VeriRISC CPU。模块包含:8位寄存器,5位计数器,32*8 RAM,8位ALU,MUX,顺序控制器,时钟生成器。包含TB。-This code is to model a VeriRISC CPU. It incorporates several modules: 8-bit register, 5-bit counter, 32 by 8 RAM, 8-bit ALU, scalable MUX, sequence controller, and clock generator. Testbench is included.
Platform: | Size: 9216 | Author: 张昊溢 | Hits:

[VHDL-FPGA-Verilogalu

Description: 32位alu模块实现加减法、逻辑运算、移位、比较和置高位立即数等功能。verilog实现。-32-bit alu module achieves functions like addition and subtraction, logical operations, shift, compare, and set a high immediate number by verilog
Platform: | Size: 907264 | Author: sherlydunn | Hits:

[Software Engineeringlab2.tar

Description: 32 bit alu using structural verilog. has test benches t-32 bit alu using structural verilog. has test benches too
Platform: | Size: 10240 | Author: gameproring | Hits:

[VHDL-FPGA-VerilogALU32

Description: 采用booth算法,实现了32位的ALU。(The 32 bit ALU is realized by using the Booth algorithm.)
Platform: | Size: 1757184 | Author: jetyeah | Hits:

CodeBus www.codebus.net