Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode/Document Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fenpin Download
 Description: Frequency divider. The original clock frequency is 0.2m times of the divided clock frequency
 Downloaders recently: [More information of uploader Suribang]
 To Search:
File list (Click to check if it's the file you need, and recomment it at the bottom):
文件名大小更新时间
fenpin.bsf 1711 2020-11-23
fenpin.v 314 2020-11-23
fenpin.v.bak 313 2020-04-24

CodeBus www.codebus.net