Welcome![Sign In][Sign Up]
Downloads SourceCode/Document Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 异步FIFO Download
  • Category:
  • VHDL-FPGA-Verilog
  • Platform:
  • Verilog
  • File Size:
  • 2048
  • Update:
  • 2020-11-19
  • Downloads:
  • 0
  • Uploaded by:
  • dfdfa
 Description: When using asynchronous signals, a good design will perform synchronous processing on asynchronous signals. Synchronization generally uses multi-level D flip-flop cascade processing, as shown in the figure below. Most of the data of this model say that after the first-level register generates a metastable state, the second-level register has a stable output probability of 90%, and the third-level register has a stable output probability of 99%. If the metastable state follows the circuit, Pass it on, and the system with weaker self-repair ability will directly collapse.
 Downloaders recently: [More information of uploader dfdfa]
 To Search:
File list (Click to check if it's the file you need, and recomment it at the bottom):
fft.txt 3922 2020-11-17
异步FIFO.v 2408 2020-09-05

CodeBus www.codebus.net