Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode/Document Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
  • Category:
  • VHDL-FPGA-Verilog
  • Platform:
  • VHDL
  • File Size:
  • 104448
  • Update:
  • 2018-09-17
  • Downloads:
  • 0
  • Uploaded by:
  • nlpur
 Description: counter circuit is usually constructed of a number of flip-flops connected in cascade. Here we are using T flip-flops for designing of a synchronous counter.
 Downloaders recently: [More information of uploader nlpur]
 To Search:
File list (Click to check if it's the file you need, and recomment it at the bottom):
文件名大小更新时间
counter.doc 273408 2018-09-17

CodeBus www.codebus.net