Welcome![Sign In][Sign Up]
Location:
Downloads Other resource
Title: jtag_cpld_vhdl Download
 Description: JTAG CPLD source code than the simple parallel debugger five times faster. Before feel simple parallel port JTAG board is too slow, especially when debugging Bootloader, simply intolerable. No matter recently, so VHDL tutorial for a few days, with cpld to achieve a rapid conversion of JTAG board. Cpld with epm7128stc100-15, 20 Katherine crystal, the frequency tck 5 trillion. Sjf2410 used for testing, before the document was made with 50k at 5 minutes, now it is about 50 seconds. Tck frequencies can also doubled, but not too stable, but the rate has not tck bottleneck here, and in the above communications.
 Downloaders recently: [More information of uploader mickybird]
File list (Check if you may need any files):

CodeBus www.codebus.net