Description: This is a VHDL language with the DES encryption process, as a result of the mode of DES encryption, decryption is required to close to the inverted
- [rom_des] - VHDL and VERILOG sourcecode and TESTBENC
- [DES] - DES encryption algorithm realization, us
- [tcdg.vhdl] - des vhld source procedures completed DES
- [EMCRYPTCHIPFORFPGA] - FPGA-based encryption chip design thesis
- [AES] - This is a language with C realize the DE
- [SegyFileRead] - Using C language to read file data Segy
- [matlab] - Matlab simulation and comparison of thre
- [AdvancedFormContainers] - VB How to call I/O port specified in the
- [aessrc] - AES- the latest encryption standards. Th
- [DESsuanfa] - DES encryption and decryption algorithm,
File list (Check if you may need any files):
Download